{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:25:07Z","timestamp":1763724307198,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,6,13]],"date-time":"2014-06-13T00:00:00Z","timestamp":1402617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["BMBF 16N10186"],"award-info":[{"award-number":["BMBF 16N10186"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,6,13]]},"DOI":"10.1145\/2618128.2618129","type":"proceedings-article","created":{"date-parts":[[2014,6,10]],"date-time":"2014-06-10T12:50:25Z","timestamp":1402404625000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":39,"title":["Main memory and cache performance of intel sandy bridge and AMD bulldozer"],"prefix":"10.1145","author":[{"given":"Daniel","family":"Molka","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Daniel","family":"Hackenberg","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Robert","family":"Sch\u00f6ne","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2014,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Rev 3.06","author":"Devices Advanced Micro","year":"2012","unstructured":"Advanced Micro Devices . Software Optimization Guide for AMD Family 15h Processors , Rev 3.06 , January 2012 . Advanced Micro Devices. Software Optimization Guide for AMD Family 15h Processors, Rev 3.06, January 2012."},{"key":"e_1_3_2_1_2_1","volume-title":"Rev 3.12","author":"Devices Advanced Micro","year":"2012","unstructured":"Advanced Micro Devices . BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors , Rev 3.12 , October 11, 2012 . Advanced Micro Devices. BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors, Rev 3.12, October 11, 2012."},{"key":"e_1_3_2_1_3_1","article-title":"System Programming","volume":"22","author":"Devices Advanced Micro","year":"2012","unstructured":"Advanced Micro Devices . AMD64 Architecture Programmer's Manual Volume 2 : System Programming , Rev. 3 . 22 , September , 2012 . Advanced Micro Devices. AMD64 Architecture Programmer's Manual Volume 2: System Programming, Rev. 3.22, September, 2012.","journal-title":"Rev. 3"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.46"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454151"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2568088.2576799"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669165"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/509593.509638"},{"key":"e_1_3_2_1_10_1","volume-title":"Forward state for use in cache coherency in a multiprocessor system, 07","author":"Hum Herbert H. J.","year":"2005","unstructured":"Herbert H. J. Hum and James R. Goodman . Forward state for use in cache coherency in a multiprocessor system, 07 2005 . Herbert H. J. Hum and James R. Goodman. Forward state for use in cache coherency in a multiprocessor system, 07 2005."},{"key":"e_1_3_2_1_11_1","volume-title":"June","author":"Hypertransport Technology Consortium","year":"2010","unstructured":"Hypertransport Technology Consortium . HyperTransport I\/O Link Specification , revision 3.10c edition , June 2010 . Hypertransport Technology Consortium. HyperTransport I\/O Link Specification, revision 3.10c edition, June 2010."},{"volume-title":"January","year":"2009","key":"e_1_3_2_1_12_1","unstructured":"Intel. An Introduction to the Intel QuickPath Interconnect , January 2009 . Intel. An Introduction to the Intel QuickPath Interconnect, January 2009."},{"volume-title":"Intel Xeon Processor E5-1600\/E5-2600\/E5-4600 Product Families Datasheet -","key":"e_1_3_2_1_13_1","unstructured":"Intel. Intel Xeon Processor E5-1600\/E5-2600\/E5-4600 Product Families Datasheet - Volume One, May 2012 . Reference Number: 326508, Revision : 002. Intel. Intel Xeon Processor E5-1600\/E5-2600\/E5-4600 Product Families Datasheet - Volume One, May 2012. Reference Number: 326508, Revision: 002."},{"key":"e_1_3_2_1_14_1","volume-title":"March","author":"Intel Corporation","year":"2012","unstructured":"Intel Corporation . Intel Xeon Processor E5-2600 Product Family Uncore Performance Monitoring Guide , March 2012 . Intel Corporation. Intel Xeon Processor E5-2600 Product Family Uncore Performance Monitoring Guide, March 2012."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025129.1026102"},{"key":"e_1_3_2_1_16_1","volume-title":"Method and apparatus for accelerated shared data migration, 06","author":"Lepak Kevin M.","year":"2012","unstructured":"Kevin M. Lepak , Vydhyanathan Kalyanasundharam , William A. Hughes , Benjamin Tsien , and Greggory D. Donley . Method and apparatus for accelerated shared data migration, 06 2012 . Kevin M. Lepak, Vydhyanathan Kalyanasundharam, William A. Hughes, Benjamin Tsien, and Greggory D. Donley. Method and apparatus for accelerated shared data migration, 06 2012."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2493123.2462903"},{"key":"e_1_3_2_1_18_1","volume-title":"Performance-analyse von amd bulldozer-prozessoren, 7","author":"Ludwig Mario","year":"2012","unstructured":"Mario Ludwig . Performance-analyse von amd bulldozer-prozessoren, 7 2012 . bachelor thesis, Technische Universit\u00e4t Dresden . Mario Ludwig. Performance-analyse von amd bulldozer-prozessoren, 7 2012. bachelor thesis, Technische Universit\u00e4t Dresden."},{"key":"e_1_3_2_1_19_1","first-page":"19","volume-title":"Memory bandwidth and machine balance in current high performance computers","author":"McCalpin John D.","year":"1995","unstructured":"John D. McCalpin . Memory bandwidth and machine balance in current high performance computers . IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, pages 19 -- 25 , 12 1995 . John D. McCalpin. Memory bandwidth and machine balance in current high performance computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, pages 19--25, 12 1995."},{"key":"e_1_3_2_1_20_1","first-page":"23","volume-title":"Proceedings of the 1996 annual conference on USENIX Annual Technical Conference, ATEC '96","author":"McVoy Larry","year":"1996","unstructured":"Larry McVoy and Carl Staelin . lmbench : portable tools for performance analysis . In Proceedings of the 1996 annual conference on USENIX Annual Technical Conference, ATEC '96 , pages 23 -- 23 , Berkeley, CA, USA , 1996 . USENIX Association. Larry McVoy and Carl Staelin. lmbench: portable tools for performance analysis. In Proceedings of the 1996 annual conference on USENIX Annual Technical Conference, ATEC '96, pages 23--23, Berkeley, CA, USA, 1996. USENIX Association."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2387869.2387878"},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"Computer Science - Research and Development","author":"Sch\u00f6ne Robert","year":"2013","unstructured":"Robert Sch\u00f6ne and Daniel Molka . Integrating performance analysis and energy efficiency optimizations in a unified environment . Computer Science - Research and Development , pages 1 -- 9 , 2013 . Robert Sch\u00f6ne and Daniel Molka. Integrating performance analysis and energy efficiency optimizations in a unified environment. Computer Science - Research and Development, pages 1--9, 2013."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2010.38"},{"key":"e_1_3_2_1_25_1","first-page":"27","volume-title":"Tools for High Performance Computing","author":"Treibig Jan","year":"2011","unstructured":"Jan Treibig , Georg Hager , and Gerhard Wellein . likwid-bench: An extensible microbenchmarking platform for x86 multicore compute nodes . In Tools for High Performance Computing 2011 , pages 27 -- 36 . Springer Berlin Heidelberg , 2012. Jan Treibig, Georg Hager, and Gerhard Wellein. likwid-bench: An extensible microbenchmarking platform for x86 multicore compute nodes. In Tools for High Performance Computing 2011, pages 27--36. Springer Berlin Heidelberg, 2012."}],"event":{"name":"PLDI '14: ACM SIGPLAN Conference on Programming Language Design and Implementation","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Edinburgh United Kingdom","acronym":"PLDI '14"},"container-title":["Proceedings of the workshop on Memory Systems Performance and Correctness"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2618128.2618129","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2618128.2618129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:56:06Z","timestamp":1750229766000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2618128.2618129"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,13]]},"references-count":25,"alternative-id":["10.1145\/2618128.2618129","10.1145\/2618128"],"URL":"https:\/\/doi.org\/10.1145\/2618128.2618129","relation":{},"subject":[],"published":{"date-parts":[[2014,6,13]]},"assertion":[{"value":"2014-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}