{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:06:35Z","timestamp":1725555995819},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/sbac-pad.2017.13","type":"proceedings-article","created":{"date-parts":[[2017,11,9]],"date-time":"2017-11-09T21:49:31Z","timestamp":1510264171000},"page":"41-48","source":"Crossref","is-referenced-by-count":0,"title":["Overcoming Memory-Capacity Constraints in the Use of ILUPACK on Graphics Processors"],"prefix":"10.1109","author":[{"given":"Jose I.","family":"Aliaga","sequence":"first","affiliation":[]},{"given":"Ernesto","family":"Dufrechou","sequence":"additional","affiliation":[]},{"given":"Pablo","family":"Ezzatti","sequence":"additional","affiliation":[]},{"given":"Enrique S.","family":"Quintana-Orti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28151-8_16"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC.2014.19"},{"key":"ref12","first-page":"91","author":"aliaga","year":"2017","journal-title":"Design of a Task-Parallel Version of ILUPACK for Graphics Processors"},{"journal-title":"Computer Architecture Fifth Edition A Quantitative Approach","year":"2011","author":"hennessy","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.37"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718881"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/070707002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2331130.2331132"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1137\/070707233"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898719918"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611971538"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.11.002"}],"event":{"name":"2017 29th International Symposium on Computer Architecture and High-Performance Computing (SBAC-PAD)","start":{"date-parts":[[2017,10,17]]},"location":"Campinas","end":{"date-parts":[[2017,10,20]]}},"container-title":["2017 29th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8101114\/8102162\/08102176.pdf?arnumber=8102176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T22:12:46Z","timestamp":1513635166000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8102176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sbac-pad.2017.13","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}