{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:14:17Z","timestamp":1758892457210,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/dsd.2014.36","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:18:29Z","timestamp":1414012709000},"page":"42-49","source":"Crossref","is-referenced-by-count":3,"title":["Morphable Compression Architecture for Efficient Configuration in CGRAs"],"prefix":"10.1109","author":[{"given":"Syed Mohammad Asad Hassan","family":"Jafri","sequence":"first","affiliation":[]},{"given":"Adeel","family":"Tajammul","sequence":"additional","affiliation":[]},{"given":"Masoud","family":"Daneshtalab","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Hemani","sequence":"additional","affiliation":[]},{"given":"Kolin","family":"Paul","sequence":"additional","affiliation":[]},{"given":"Peeter","family":"Ellervee","sequence":"additional","affiliation":[]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515707"},{"key":"ref11","first-page":"384","article-title":"MuCCRA chips: Configurable dynamically-reconfigurable processors","author":"amano","year":"2007","journal-title":"Proc Asian Solid State Circuits Conf (ASCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.166"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132719"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303113"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360342"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICICES.2013.6508223"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825840"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1224","DOI":"10.1109\/TCAD.2009.2021730","article-title":"A universal placement technique of compressed instructions for efficient parallel decompression","volume":"28","author":"qin","year":"2009","journal-title":"IEEE Trans Comput -Aided Des"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707891"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2006.300812"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272293"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523597"},{"article-title":"Runtime parallelisation switching for MPEG4 encoder on MPSoC","year":"2007","author":"abbas","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500086"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621112"},{"article-title":"Dynamically reconfigurable resource array","year":"2012","author":"shami","key":"ref2"},{"key":"ref9","article-title":"A dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"},{"key":"ref1","first-page":"1","article-title":"Implementing flexible reliability in a coarse-grained reconfigurable architecture","volume":"pp","author":"alnajjar","year":"2012","journal-title":"IEEE Trans Very Large Scale Integration Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270293"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568536"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567579"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.42"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/518659"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912075"}],"event":{"name":"2014 17th Euromicro Conference on Digital System Design (DSD)","start":{"date-parts":[[2014,8,27]]},"location":"Verona, Italy","end":{"date-parts":[[2014,8,29]]}},"container-title":["2014 17th Euromicro Conference on Digital System Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6923029\/6927207\/06927225.pdf?arnumber=6927225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T22:53:26Z","timestamp":1498172006000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/dsd.2014.36","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}