{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:37:56Z","timestamp":1742632676295,"version":"3.28.0"},"reference-count":101,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.1998.669450","type":"proceedings-article","created":{"date-parts":[[2002,11,27]],"date-time":"2002-11-27T11:45:36Z","timestamp":1038397536000},"page":"223-226","source":"Crossref","is-referenced-by-count":9,"title":["A survey for pass-transistor logic technologies-recent researches and developments and future prospects"],"prefix":"10.1109","author":[{"given":"K.","family":"Taki","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"1","volume":"95","author":"lee","year":"1995","journal-title":"A new low-power circuit technology based on pass-transistor logic"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/4.563678"},{"key":"ref33","first-page":"32","article-title":"A logic synthesis system for the pass-transistor logic SPL","author":"konishi","year":"1996","journal-title":"Proc of the Synthesis and System Integration of Mixed Technologies"},{"key":"ref32","first-page":"13","article-title":"A logic synthesis system for the pass-transistor logic SPL","author":"konishi","year":"1996","journal-title":"Proc of the IPSJ DA Symp"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527418"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/12.256445"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1993.263680"},{"key":"ref36","first-page":"746","article-title":"Low-power circuit design techniques for multimedia CMOS VLSI's","volume":"j80 a","author":"kuroda","year":"1997","journal-title":"Trans of IEICE A"},{"key":"ref35","first-page":"334","article-title":"Overview of low-power ULSI circuit techniques","volume":"e78 c","author":"kuroda","year":"1995","journal-title":"IEICE Trans on Electronics"},{"key":"ref34","first-page":"215","article-title":"An approach to power dissipation reduction by circuit techniques (invited)","author":"kuroda","year":"1995","journal-title":"Proc of the 8 Karuizawa Workshop on Circuits and Systems"},{"key":"ref28","first-page":"647","article-title":"4-2 compressor with complementary pass-transistor logic","volume":"e77 c","author":"kanie","year":"1994","journal-title":"IEICE Trans on Electronics"},{"key":"ref27","first-page":"45","volume":"97","author":"kanaya","year":"1997","journal-title":"A consideration on pass transistor logic circuit design by a BDD decomposition"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.102679"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1984.1156629"},{"key":"ref22","first-page":"51","article-title":"Synthesis of a pass transistor network applied to multivalued logic","author":"ishizuka","year":"1986","journal-title":"Proc of the 16 IEEE Int'l Symp on Multi Valued Logic"},{"key":"ref21","first-page":"198","article-title":"Timing models for MOS pass networks","author":"horowitz","year":"1983","journal-title":"Proc of the IEEE Int'l Symp on Circuits and Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.540066"},{"key":"ref23","first-page":"292","article-title":"Simplification of pass transistor networks and its applications","author":"ishizuka","year":"1987","journal-title":"Proc of the 17 IEEE Int'l Symp on Multi Valued Logic"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.50311"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1985.1585909"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1996.489630"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/4.364439"},{"key":"ref51","first-page":"50","article-title":"On testability of CMOS-DOMINO logic","author":"oklobdzija","year":"1984","journal-title":"Proc of the 14 Int'l Conf on Fault Tolerant Computing"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/4.84949"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052705"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/4.509866"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379719"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/82.633443"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1995.504436"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.1995.499643"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1995.524716"},{"key":"ref40","first-page":"19","article-title":"Pass-transistor logic SPL and application examples","author":"lee","year":"1996","journal-title":"Proc of the IPSJ DA Symp"},{"key":"ref4","article-title":"Decision diagrams and pass transistor logic synthesis","author":"bertacco","year":"1997","journal-title":"Proc of the ACM\/IEEE Int'l Workshop on Logic Synthesis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.523795"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643609"},{"key":"ref8","first-page":"16","article-title":"A low-power current-sensing complementary pass-transistor logic (LCSCPTL) for low-voltage high-speed applications","author":"cheng","year":"1996","journal-title":"Symp on VLSI Circuits"},{"key":"ref49","first-page":"73","author":"ohkubo","year":"1994","journal-title":"High-speed 54x54-b multipllier using pass-transistor multiplexer"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1986.1085864"},{"key":"ref9","first-page":"1274","article-title":"Regenerative pass-transistor logic: A circuit technique for high speed digital design","volume":"e79 c","author":"cheung","year":"1996","journal-title":"IEICE Trans on Electronics"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/4.340421"},{"key":"ref45","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC.1994.344720","article-title":"200MHz video compression macrocells using low-swing differential logic","author":"matsui","year":"1994","journal-title":"IEEE Int'l Solid-State Circuits Conf Dig of Tech Papers"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1994.404603"},{"key":"ref47","first-page":"34","article-title":"A low-voltage 32 x 32-bit multiplier in dynamic differential logic","author":"matsui","year":"1995","journal-title":"Proc of the Symp on Low Power Electronics"},{"key":"ref42","first-page":"1","volume":"95","author":"lee","year":"1995","journal-title":"Delay calculation method with precomputed table for pass-transistor logic"},{"key":"ref41","first-page":"65","volume":"96","author":"lee","year":"1996","journal-title":"Pass-transistor logic with low threshold voltage NMOS"},{"key":"ref44","first-page":"65","author":"matsubara","year":"1994","journal-title":"Analysis of pass transistor logic circuit - a fast adder\/subtracter application"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/4.90068"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1080\/00207219508926248"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270108"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1995.520716"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482412"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643908"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/4.508212"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/4.210022"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643908"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/4.245595"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280071"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/4.84941"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/43.3948"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/101.250230"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052435"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052339"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/4.32007"},{"journal-title":"Multiple-Output Shared Transistor Logic (MOSTL) Family Synthesized Using Binary Decision Diagram","year":"1990","author":"sakurai","key":"ref66"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/4.68126"},{"key":"ref68","first-page":"3","article-title":"Low-power circuit design for multimedia CMOS VSLI's (invited)","author":"sakurai","year":"1996","journal-title":"Proc of the Synthesis and System Integration of Mixed Technologies"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2355-0"},{"key":"ref69","first-page":"35","article-title":"Automatic synthesis of logic functions using transmission gates","volume":"3","author":"salice","year":"1995","journal-title":"J Microelectronic Systems Integration"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1080\/00207219108921324"},{"key":"ref95","first-page":"144","article-title":"Pass-transistor networks optimize n-MOS logic","author":"whitaker","year":"1983","journal-title":"Electronics"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/4.32040"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/4.509867"},{"key":"ref92","first-page":"509","article-title":"Pass transistor networks in MOS technology: synthesis, performance, and testing","author":"tsai","year":"1983","journal-title":"Proc of the IEEE Int'l Symp on Circuits and Systems"},{"journal-title":"Transmission gate series multiplexer","year":"1992","key":"ref91"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/4.68128"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379650"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623787"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"},{"key":"ref10","first-page":"478","article-title":"Design of high-speed high-density parallel adders and multipliers using regenerative pass-transistor logic","volume":"e80 c","author":"cheung","year":"1997","journal-title":"IEICE Trans on Electronics"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621422"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052651"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052767"},{"key":"ref14","first-page":"161","author":"fabricius","year":"1990","journal-title":"Introduction to VLSI Design"},{"key":"ref15","first-page":"907","author":"feizi","year":"1985","journal-title":"Multiple output pass networks Design and tesging"},{"key":"ref16","first-page":"181","article-title":"Multi-output module generation for semi-custom design","author":"fukui","year":"1992","journal-title":"Proc of the Synthesis and System Integration of Mixed Technologies"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/43.87603"},{"key":"ref17","article-title":"0.5V SOI CMOS pass-gate logic","author":"fuse","year":"1996","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1997.617005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585387"},{"key":"ref84","article-title":"350MHz time-multiplexed 8-port SRAM and word-size variable multiplier for multimedia DSP","author":"takayanagi","year":"1996","journal-title":"IEEE Int'l Solid-State Circuits Conf Dig of Tech Papers"},{"key":"ref19","first-page":"472","article-title":"An ultra low voltage SOI CMOS pass-gate logic","volume":"e80 c","author":"fuse","year":"1997","journal-title":"IEICE Trans on Electronics"},{"key":"ref83","first-page":"141","article-title":"A synthesis method for pass-transistor logic based on sliced BDD","author":"takata","year":"1997","journal-title":"Proc of the IPSJ DA Symp"},{"key":"ref80","first-page":"135","article-title":"A heuristic algorithm for FBDD node minimization and its application to pass transistor logic gate synthesis","author":"tachibana","year":"1997","journal-title":"Proc of the IPSJ DA Symp"},{"key":"ref89","article-title":"Timing modeling for adders optimization","author":"tchoumatchenko","year":"1995","journal-title":"Proc of the 5 Int'l Workshop on Power and Timing Modeling Optimization and Simulation"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1997.600352"},{"key":"ref86","first-page":"753","article-title":"Low power pass-transistor logic and application examples","volume":"j80 a","author":"taki","year":"1997","journal-title":"Trans of IEICE A"},{"key":"ref87","first-page":"147","article-title":"A survey for recent pass-transistor logic research and development","author":"taki","year":"1997","journal-title":"Proc of the IPSJ DA Symp"},{"key":"ref88","first-page":"25","volume":"97","author":"tanaka","year":"1997","journal-title":"Cell libraries for pass-transistor logic and application examples"}],"event":{"name":"1998 Asia and South Pacific Design Automation Conference","acronym":"ASPDAC-98","location":"Yokohama, Japan"},"container-title":["Proceedings of 1998 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/5474\/14742\/00669450.pdf?arnumber=669450","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T11:17:52Z","timestamp":1497525472000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/669450\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":101,"URL":"https:\/\/doi.org\/10.1109\/aspdac.1998.669450","relation":{},"subject":[]}}