{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:14:10Z","timestamp":1761646450696,"version":"build-2065373602"},"reference-count":42,"publisher":"Institution of Engineering and Technology (IET)","issue":"1","license":[{"start":{"date-parts":[[2020,12,13]],"date-time":"2020-12-13T00:00:00Z","timestamp":1607817600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["ietresearch.onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["IET Computers &amp; Digital Tech"],"published-print":{"date-parts":[[2021,1]]},"abstract":"<jats:title>Abstract<\/jats:title>\n                  <jats:p>Software\u2010based self\u2010test (SBST) method is one of the widely used test techniques in processors. SBST scheme provides high fault coverage but incurs long detection latencies in case of intermittent faults (IFs) in online testing mode, due to large size and longer execution time of the test codes. A study of fragmented SBST testing approaches is conducted to select the most efficient fragmented testing strategy. For the selected fragmented SBST method, a reliable set of SBST code fragments with minimal fault detection latency is determined. However, it incurs inconsiderable overall fault coverage drop, compared to the coverage of the complete SBST test code. From experimental results on MIPS Processor, a set of 20 fragments of test tasks with 80% individual fault coverage was observed to have the highest reliability of all sets of fragments. A larger test task (i.e. complete SBST test code) with 96.3% coverage and a test period of 8\u00a0ms was replaced by these 20 fragments, which provided an overall coverage of 96% with an individual test period of 0.4\u00a0ms, to detect the same set of IFs.<\/jats:p>","DOI":"10.1049\/cdt2.12003","type":"journal-article","created":{"date-parts":[[2020,12,14]],"date-time":"2020-12-14T02:37:34Z","timestamp":1607913454000},"page":"56-76","update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Fragmented software\u2010based self\u2010test technique for online intermittent fault detection in processors"],"prefix":"10.1049","volume":"15","author":[{"given":"Vasudevan Matampu","family":"Suryasarman","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Guwahati  Guwahati Assam India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santosh","family":"Biswas","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bhilai  Bhilai Chhattisgarh India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aryabartta","family":"Sahu","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati  Guwahati Assam India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"265","published-online":{"date-parts":[[2020,12,13]]},"reference":[{"key":"e_1_2_8_2_1","doi-asserted-by":"crossref","unstructured":"Rashid L. Pattabiraman K. Gopalakrishnan S.: Intermittent hardware errors recovery: modeling and evaluation. In: 2012 Ninth International Conference on Quantitative Evaluation of Systems IEEE pp. 220\u2013229 (2012)","DOI":"10.1109\/QEST.2012.37"},{"key":"e_1_2_8_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"e_1_2_8_4_1","doi-asserted-by":"crossref","unstructured":"Wang N.J. et\u00a0al.: Characterizing the effects of transient faults on a high\u2010performance processor pipeline. In: Dependable Systems and Networks International Conference on IEEE pp. 61\u201370 (2004)","DOI":"10.1109\/DSN.2004.1311877"},{"key":"e_1_2_8_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6069-9_1"},{"key":"e_1_2_8_6_1","doi-asserted-by":"crossref","unstructured":"Kranitis N. et\u00a0al.: Optimal periodic testing of intermittent faults in embedded pipelined processor applications. In: Proceedings of the conference on Design automation and test in Europe: Proceedings (European Design and Automation Association) pp. 65\u201370 (2006)","DOI":"10.1109\/DATE.2006.243983"},{"key":"e_1_2_8_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1646353.1646377"},{"key":"e_1_2_8_8_1","doi-asserted-by":"crossref","unstructured":"Lin D. et\u00a0al.: Quick error detection tests with fast runtimes for effective post\u2010silicon validation and debug. In: Proceedings of the 2015 Design Automation & Test in Europe Conference & Exhibition. DATE \u201915 EDA Consortium San Jose CA USA pp. 1168\u20131173 (2015)","DOI":"10.7873\/DATE.2015.1012"},{"key":"e_1_2_8_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.02.013"},{"key":"e_1_2_8_10_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060073"},{"key":"e_1_2_8_11_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2018.5003"},{"key":"e_1_2_8_12_1","unstructured":"Skitsas M.A. et\u00a0al.: Self\u2010testing of multi\u2010core processors. Institution of Engineering and Technology (IET). ISBN: 9781785615825 (2019)"},{"key":"e_1_2_8_13_1","unstructured":"Gizopoulos D. Paschalis A. Zorian Y.: Embedded processor\u2010based self\u2010test vol. 28 Springer Science & Business Media. ISBN: 978\u20101\u20104020\u20102801\u20104 (2013)"},{"key":"e_1_2_8_14_1","doi-asserted-by":"crossref","unstructured":"Paschalis A. et\u00a0al.: Deterministic software\u2010based self\u2010testing of embedded processor cores. In: Proceedings of the conference on Design automation and test in Europe IEEE Press pp. 92\u201396 (2001)","DOI":"10.1109\/DATE.2001.915006"},{"key":"e_1_2_8_15_1","doi-asserted-by":"crossref","unstructured":"Kranitis N. et\u00a0al.: Application and analysis of rt\u2010level software\u2010based self\u2010testing for embedded processor cores. In: Test Conference. Proceedings. ITC International IEEE. vol. 1 pp. 431\u2013440 (2003)","DOI":"10.1109\/TEST.2003.1270868"},{"key":"e_1_2_8_16_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030838"},{"key":"e_1_2_8_17_1","doi-asserted-by":"crossref","unstructured":"Chen L. et\u00a0al.: A scalable software\u2010based self\u2010test methodology for programmable processors. In: Proceedings of the 40th annual Design Automation Conference ACM pp. 548\u2013553 (2003)","DOI":"10.1145\/775832.775973"},{"key":"e_1_2_8_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"e_1_2_8_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.900750"},{"key":"e_1_2_8_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"e_1_2_8_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036184"},{"key":"e_1_2_8_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"issue":"4","key":"e_1_2_8_23_1","doi-asserted-by":"crossref","first-page":"185","DOI":"10.2478\/jee-2015-0031","article-title":"An efficient functional test generation method for processors using genetic algorithms","volume":"66","author":"Hudec J.","year":"2015","journal-title":"J. Electr. Eng."},{"key":"e_1_2_8_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5709-x"},{"key":"e_1_2_8_25_1","doi-asserted-by":"crossref","unstructured":"M S V. Biswas S. Sahu A.: RSBST: a rapid software\u2010based self\u2010test methodology for processor testing\u2019. In: 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) pp. 112\u2013117 (2019)","DOI":"10.1109\/VLSID.2019.00038"},{"key":"e_1_2_8_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05825-9"},{"key":"e_1_2_8_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2009.12"},{"key":"e_1_2_8_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277902"},{"key":"e_1_2_8_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-0005-7"},{"key":"e_1_2_8_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.856207"},{"key":"e_1_2_8_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538800"},{"key":"e_1_2_8_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839486"},{"key":"e_1_2_8_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.68"},{"key":"e_1_2_8_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2014.2363152"},{"key":"e_1_2_8_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2003.12.005"},{"key":"e_1_2_8_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2003.1180938"},{"key":"e_1_2_8_37_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025178014797"},{"key":"e_1_2_8_38_1","doi-asserted-by":"crossref","unstructured":"Buttazzo G.C.: Hard real\u2010time computing systems: predictable scheduling algorithms and applications vol. 24. Springer Science & Business Media (2011)","DOI":"10.1007\/978-1-4614-0676-1"},{"key":"e_1_2_8_39_1","doi-asserted-by":"crossref","unstructured":"Stanisavljevi\u0107 M. Schmid A. Leblebici Y.: Reliability of nanoscale circuits and systems: methodologies and circuit architectures. Springer Science & Business Media (2010).","DOI":"10.1007\/978-1-4419-6217-1"},{"key":"e_1_2_8_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852657"},{"key":"e_1_2_8_41_1","doi-asserted-by":"crossref","unstructured":"Corno F. et\u00a0al.: An rt\u2010level fault model with high gate level correlation. In: Proc. High\u2010Level Design Validation and Test Workshop IEEE International pp. 3\u20138 (2000)","DOI":"10.1109\/HLDVT.2000.889551"},{"key":"e_1_2_8_42_1","doi-asserted-by":"crossref","unstructured":"Karunaratne M. Sagahayroon A. Prodhuturi S.: RTL fault modeling. In: Proc. 48th Midwest Symposium on Circuits and Systems 1717\u20131720 (2005)","DOI":"10.1109\/MWSCAS.2005.1594451"},{"key":"e_1_2_8_43_1","doi-asserted-by":"crossref","unstructured":"Karputkin A. Raik J.: A synthesis\u2010agnostic behavioral fault model for high gate\u2010level fault coverage. In: Proc. Design Automation & Test in Europe Conference & Exhibition (DATE) pp. 1124\u20131127 (2016)","DOI":"10.3850\/9783981537079_0260"}],"container-title":["IET Computers &amp; Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/cdt2.12003","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/cdt2.12003","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/cdt2.12003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:06:19Z","timestamp":1761645979000},"score":1,"resource":{"primary":{"URL":"https:\/\/ietresearch.onlinelibrary.wiley.com\/doi\/10.1049\/cdt2.12003"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,13]]},"references-count":42,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1]]}},"alternative-id":["10.1049\/cdt2.12003"],"URL":"https:\/\/doi.org\/10.1049\/cdt2.12003","archive":["Portico"],"relation":{},"ISSN":["1751-8601"],"issn-type":[{"type":"print","value":"1751-8601"}],"subject":[],"published":{"date-parts":[[2020,12,13]]},"assertion":[{"value":"2019-10-19","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-09-21","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}