Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert R. Wang: Verification of asynchronous interface circuits with bounded wire delays. J. VLSI Signal Process. 7(1-2): 161-182 (1994)