<?xml version="1.0"?>
<dblpperson name="Steven M. Nowick" pid="84/595" n="106">
<person key="homepages/84/595" mdate="2016-11-07">
<author pid="84/595">Steven M. Nowick</author>
<note type="affiliation">Columbia University, New York City, USA</note>
</person>
<r><article key="journals/esticas/SuRMVKIBN24" mdate="2024-12-09">
<author orcid="0009-0004-7890-1113" pid="155/7523">Zhe Su</author>
<author pid="385/9265">Simone Ramini</author>
<author pid="385/9429">Demetra Coffen Marcolin</author>
<author orcid="0009-0000-1159-4463" pid="285/4039">Alessandro Veronesi</author>
<author orcid="0000-0003-0267-0203" pid="33/1954">Milos Krstic</author>
<author orcid="0000-0002-7109-1689" pid="98/1275">Giacomo Indiveri</author>
<author orcid="0000-0001-7462-4551" pid="48/5390">Davide Bertozzi</author>
<author orcid="0000-0002-8837-8109" pid="84/595">Steven M. Nowick</author>
<title>An Ultra-Low Cost and Multicast-Enabled Asynchronous NoC for Neuromorphic Edge Computing.</title>
<pages>409-424</pages>
<year>2024</year>
<month>September</month>
<volume>14</volume>
<journal>IEEE J. Emerg. Sel. Topics Circuits Syst.</journal>
<number>3</number>
<ee type="oa">https://doi.org/10.1109/JETCAS.2024.3433427</ee>
<url>db/journals/esticas/esticas14.html#SuRMVKIBN24</url>
<stream>streams/journals/esticas</stream>
</article>
</r>
<r><inproceedings key="conf/aicas/BertozziBN22" mdate="2022-09-16">
<author pid="48/5390">Davide Bertozzi</author>
<author pid="53/11157">Kshitij Bhardwaj</author>
<author pid="84/595">Steven M. Nowick</author>
<title>An Asynchronous Soft Macro for Ultra-Low Power Communication in Neuromorphic Computing.</title>
<pages>178-181</pages>
<year>2022</year>
<booktitle>AICAS</booktitle>
<ee>https://doi.org/10.1109/AICAS54282.2022.9869944</ee>
<crossref>conf/aicas/2022</crossref>
<url>db/conf/aicas/aicas2022.html#BertozziBN22</url>
</inproceedings>
</r>
<r><article key="journals/micro/BertozziMGBSBJN21" mdate="2021-02-05">
<author pid="48/5390">Davide Bertozzi</author>
<author pid="155/0993">Gabriele Miorandi</author>
<author pid="79/10515">Alberto Ghiribaldi</author>
<author pid="b/WaynePBurleson">Wayne P. Burleson</author>
<author pid="135/8456">Greg Sadowski</author>
<author pid="53/11157">Kshitij Bhardwaj</author>
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Systems.</title>
<pages>69-81</pages>
<year>2021</year>
<volume>41</volume>
<journal>IEEE Micro</journal>
<number>1</number>
<ee>https://doi.org/10.1109/MM.2020.3002790</ee>
<url>db/journals/micro/micro41.html#BertozziMGBSBJN21</url>
</article>
</r>
<r><article key="journals/tvlsi/BhardwajN19" mdate="2025-01-19">
<author orcid="0000-0001-7076-9251" pid="53/11157">Kshitij Bhardwaj</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs.</title>
<pages>350-363</pages>
<year>2019</year>
<volume>27</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TVLSI.2018.2876856</ee>
<ee>https://www.wikidata.org/entity/Q128934458</ee>
<url>db/journals/tvlsi/tvlsi27.html#BhardwajN19</url>
</article>
</r>
<r><inproceedings key="conf/islped/BhardwajMCN19" mdate="2022-10-02">
<author pid="53/11157">Kshitij Bhardwaj</author>
<author pid="18/5802">Paolo Mantovani</author>
<author orcid="0000-0001-5600-8931" pid="68/2644">Luca P. Carloni</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs.</title>
<pages>1-6</pages>
<year>2019</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1109/ISLPED.2019.8824912</ee>
<crossref>conf/islped/2019</crossref>
<url>db/conf/islped/islped2019.html#BhardwajMCN19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/JiangN17" mdate="2023-03-23">
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A High-Throughput Asynchronous Multi-resource Arbiter Using a Pipelined Assignment Approach.</title>
<pages>1-9</pages>
<year>2017</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2017.21</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2017.21</ee>
<crossref>conf/async/2017</crossref>
<url>db/conf/async/async2017.html#JiangN17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/MiorandiBNB17" mdate="2023-03-23">
<author pid="155/0993">Gabriele Miorandi</author>
<author pid="155/0906">Marco Balboni</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="48/5390">Davide Bertozzi</author>
<title>Accurate Assessment of Bundled-Data Asynchronous NoCs Enabled by a Predictable and Efficient Hierarchical Synthesis Flow.</title>
<pages>10-17</pages>
<year>2017</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2017.22</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2017.22</ee>
<crossref>conf/async/2017</crossref>
<url>db/conf/async/async2017.html#MiorandiBNB17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/JiangBMNBS17" mdate="2020-09-17">
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="48/5390">Davide Bertozzi</author>
<author pid="155/0993">Gabriele Miorandi</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="b/WaynePBurleson">Wayne P. Burleson</author>
<author pid="135/8456">Greg Sadowski</author>
<title>An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart.</title>
<pages>732-733</pages>
<year>2017</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2017.7927084</ee>
<ee>http://dl.acm.org/citation.cfm?id=3130555</ee>
<crossref>conf/date/2017</crossref>
<url>db/conf/date/date2017.html#JiangBMNBS17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ngcas/BertozziMTN17" mdate="2019-10-19">
<author pid="48/5390">Davide Bertozzi</author>
<author pid="155/0993">Gabriele Miorandi</author>
<author orcid="0000-0002-9977-3358" pid="187/0872">Mahdi Tala</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Networks-on-Chip.</title>
<pages>77-80</pages>
<year>2017</year>
<booktitle>NGCAS</booktitle>
<ee>https://doi.org/10.1109/NGCAS.2017.49</ee>
<crossref>conf/ngcas/2017</crossref>
<url>db/conf/ngcas/ngcas2017.html#BertozziMTN17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nocs/BhardwajJN17" mdate="2021-08-11">
<author pid="53/11157">Kshitij Bhardwaj</author>
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer.</title>
<pages>6:1-6:8</pages>
<year>2017</year>
<booktitle>NOCS</booktitle>
<ee>https://doi.org/10.1145/3130218.3130221</ee>
<ee>https://ieeexplore.ieee.org/document/8368605</ee>
<crossref>conf/nocs/2017</crossref>
<url>db/conf/nocs/nocs2017.html#BhardwajJN17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/BhardwajN16" mdate="2018-11-06">
<author pid="53/11157">Kshitij Bhardwaj</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.</title>
<pages>38:1-38:6</pages>
<year>2016</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2897937.2897978</ee>
<crossref>conf/dac/2016</crossref>
<url>db/conf/dac/dac2016.html#BhardwajN16</url>
</inproceedings>
</r>
<r><article key="journals/dt/NowickS15" mdate="2020-03-13">
<author pid="84/595">Steven M. Nowick</author>
<author pid="94/5746">Montek Singh</author>
<title>Asynchronous Design - Part 1: Overview and Recent Advances.</title>
<pages>5-18</pages>
<year>2015</year>
<volume>32</volume>
<journal>IEEE Des. Test</journal>
<number>3</number>
<ee>https://doi.org/10.1109/MDAT.2015.2413759</ee>
<url>db/journals/dt/dt32.html#NowickS15</url>
</article>
</r>
<r><article key="journals/dt/NowickS15a" mdate="2020-03-13">
<author pid="84/595">Steven M. Nowick</author>
<author pid="94/5746">Montek Singh</author>
<title>Asynchronous Design - Part 2: Systems and Methodologies.</title>
<pages>19-28</pages>
<year>2015</year>
<volume>32</volume>
<journal>IEEE Des. Test</journal>
<number>3</number>
<ee>https://doi.org/10.1109/MDAT.2015.2413757</ee>
<url>db/journals/dt/dt32.html#NowickS15a</url>
</article>
</r>
<r><article key="journals/tvlsi/VezyrtzisTN15" mdate="2020-03-11">
<author pid="63/9803">Christos Vezyrtzis</author>
<author pid="82/6403">Yannis P. Tsividis</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity.</title>
<pages>2009-2022</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2359371</ee>
<url>db/journals/tvlsi/tvlsi23.html#VezyrtzisTN15</url>
</article>
</r>
<r><inproceedings key="conf/async/MiorandiBN15" mdate="2023-03-23">
<author pid="155/0993">Gabriele Miorandi</author>
<author pid="48/5390">Davide Bertozzi</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Increasing Impartiality and Robustness in High-Performance N-Way Asynchronous Arbiters.</title>
<pages>108-115</pages>
<year>2015</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2015.24</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2015.24</ee>
<crossref>conf/async/2015</crossref>
<url>db/conf/async/async2015.html#MiorandiBN15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/JiangBLN15" mdate="2020-09-17">
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="53/11157">Kshitij Bhardwaj</author>
<author pid="01/9944">Geoffray Lacourba</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's.</title>
<pages>203:1-203:6</pages>
<year>2015</year>
<booktitle>DAC</booktitle>
<ee>https://dl.acm.org/citation.cfm?id=2744777</ee>
<crossref>conf/dac/2015</crossref>
<url>db/conf/dac/dac2015.html#JiangBLN15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/DemmeRNS15" mdate="2023-03-23">
<author pid="31/9796">John Demme</author>
<author orcid="0000-0002-2960-6909" pid="44/3232">Bipin Rajendran</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="46/652">Simha Sethumadhavan</author>
<title>Increasing reconfigurability with memristive interconnects.</title>
<pages>351-358</pages>
<year>2015</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2015.7357124</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2015.7357124</ee>
<crossref>conf/iccd/2015</crossref>
<url>db/conf/iccd/iccd2015.html#DemmeRNS15</url>
</inproceedings>
</r>
<r><article key="journals/jssc/VezyrtzisJNT14" mdate="2020-09-17">
<author pid="63/9803">Christos Vezyrtzis</author>
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="82/6403">Yannis P. Tsividis</author>
<title>A Flexible, Event-Driven Digital Filter With Frequency Response Independent of Input Sample Rate.</title>
<pages>2292-2304</pages>
<year>2014</year>
<volume>49</volume>
<journal>IEEE J. Solid State Circuits</journal>
<number>10</number>
<ee>https://doi.org/10.1109/JSSC.2014.2336532</ee>
<url>db/journals/jssc/jssc49.html#VezyrtzisJNT14</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/FaldamisJGN14" mdate="2020-09-17">
<author pid="142/0235">Georgios Faldamis</author>
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="60/4248">Gennette Gill</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A low-latency asynchronous interconnection network with early arbitration resolution.</title>
<pages>329-336</pages>
<year>2014</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2014.6742911</ee>
<crossref>conf/aspdac/2014</crossref>
<url>db/conf/aspdac/aspdac2014.html#FaldamisJGN14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/MiorandiGNB14" mdate="2017-05-24">
<author pid="155/0993">Gabriele Miorandi</author>
<author pid="79/10515">Alberto Ghiribaldi</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="48/5390">Davide Bertozzi</author>
<title>Crossbar replication vs. sharing for virtual channel flow control in asynchronous NoCs: A comparative study.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2014.7004164</ee>
<crossref>conf/vlsi/2014soc</crossref>
<url>db/conf/vlsi/vlsisoc2014.html#MiorandiGNB14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/LiuNS13" mdate="2023-03-23">
<author pid="35/295">Jian Liu</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="64/3916">Mingoo Seok</author>
<title>Soft MOUSETRAP: A Bundled-Data Asynchronous Pipeline Scheme Tolerant to Random Variations at Ultra-Low Supply Voltages.</title>
<pages>1-7</pages>
<year>2013</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2013.29</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2013.29</ee>
<crossref>conf/async/2013</crossref>
<url>db/conf/async/async2013.html#LiuNS13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/GhiribaldiBN13" mdate="2017-05-23">
<author pid="79/10515">Alberto Ghiribaldi</author>
<author pid="48/5390">Davide Bertozzi</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.</title>
<pages>332-337</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.079</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485370</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#GhiribaldiBN13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/esscirc/VezyrtzisJNT13" mdate="2021-07-23">
<author pid="63/9803">Christos Vezyrtzis</author>
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="82/6403">Yannis P. Tsividis</author>
<title>A flexible, clockless digital filter.</title>
<pages>65-68</pages>
<year>2013</year>
<booktitle>ESSCIRC</booktitle>
<ee>https://doi.org/10.1109/ESSCIRC.2013.6649073</ee>
<crossref>conf/esscirc/2013</crossref>
<url>db/conf/esscirc/esscirc2013.html#VezyrtzisJNT13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/ChenSN13" mdate="2017-05-24">
<author pid="87/1254">Yu Chen</author>
<author pid="64/3916">Mingoo Seok</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Robust and energy-efficient asynchronous dynamic pipelines for ultra-low-voltage operation using adaptive keeper control.</title>
<pages>267-272</pages>
<year>2013</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1109/ISLPED.2013.6629307</ee>
<ee>http://dl.acm.org/citation.cfm?id=2648735</ee>
<crossref>conf/islped/2013</crossref>
<url>db/conf/islped/islped2013.html#ChenSN13</url>
</inproceedings>
</r>
<r><article key="journals/tcad/AgyekumN12" mdate="2020-09-24">
<author pid="10/4781">Melinda Y. Agyekum</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Error-Correcting Unordered Codes and Hardware Support for Robust Asynchronous Global Communication.</title>
<pages>75-88</pages>
<year>2012</year>
<volume>31</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TCAD.2011.2165070</ee>
<url>db/journals/tcad/tcad31.html#AgyekumN12</url>
</article>
</r>
<r><inproceedings key="conf/iccd/VezyrtzisTN12" mdate="2023-03-23">
<author pid="63/9803">Christos Vezyrtzis</author>
<author pid="82/6403">Yannis P. Tsividis</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Designing pipelined delay lines with dynamically-adaptive granularity for low-energy applications.</title>
<pages>329-336</pages>
<year>2012</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2012.6378660</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2012.6378660</ee>
<crossref>conf/iccd/2012</crossref>
<url>db/conf/iccd/iccd2012.html#VezyrtzisTN12</url>
</inproceedings>
</r>
<r><article key="journals/dt/NowickS11" mdate="2020-05-17">
<author pid="84/595">Steven M. Nowick</author>
<author pid="94/5746">Montek Singh</author>
<title>High-Performance Asynchronous Pipelines: An Overview.</title>
<pages>8-22</pages>
<year>2011</year>
<volume>28</volume>
<journal>IEEE Des. Test Comput.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/MDT.2011.71</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MDT.2011.71</ee>
<ee>https://www.wikidata.org/entity/Q57407458</ee>
<url>db/journals/dt/dt28.html#NowickS11</url>
</article>
</r>
<r><article key="journals/jetc/SinghN11" mdate="2020-06-08">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Introduction to Special Issue: Asynchrony in System Design.</title>
<pages>14:1-14:2</pages>
<year>2011</year>
<volume>7</volume>
<journal>ACM J. Emerg. Technol. Comput. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1145/2043643.2043644</ee>
<url>db/journals/jetc/jetc7.html#SinghN11</url>
</article>
</r>
<r><article key="journals/tcad/HorakNCV11" mdate="2020-09-24">
<author pid="24/8403">Michael N. Horak</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="22/8107">Matthew Carlberg</author>
<author pid="v/UziVishkin">Uzi Vishkin</author>
<title>A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors.</title>
<pages>494-507</pages>
<year>2011</year>
<volume>30</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2011.2114970</ee>
<url>db/journals/tcad/tcad30.html#HorakNCV11</url>
</article>
</r>
<r><inproceedings key="conf/date/AgyekumN11" mdate="2023-03-24">
<author pid="10/4781">Melinda Y. Agyekum</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication.</title>
<pages>1370-1375</pages>
<year>2011</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2011.5763221</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DATE.2011.5763221</ee>
<crossref>conf/date/2011</crossref>
<url>db/conf/date/date2011.html#AgyekumN11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nocs/GillALN11" mdate="2021-08-11">
<author pid="60/4248">Gennette Gill</author>
<author pid="12/9944">Sumedh S. Attarde</author>
<author pid="01/9944">Geoffray Lacourba</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A low-latency adaptive asynchronous interconnection network using bi-modal router nodes.</title>
<pages>193-200</pages>
<year>2011</year>
<booktitle>NOCS</booktitle>
<ee>https://doi.org/10.1145/1999946.1999977</ee>
<ee>https://ieeexplore.ieee.org/document/5948563/</ee>
<crossref>conf/nocs/2011</crossref>
<url>db/conf/nocs/nocs2011.html#GillALN11</url>
</inproceedings>
</r>
<r><article key="journals/todaes/SinghN10" mdate="2017-05-28">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>ACM Journal on Emerging Technologies in Computing Systems.</title>
<pages>11:1</pages>
<year>2010</year>
<volume>16</volume>
<journal>ACM Trans. Design Autom. Electr. Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1145/1870109.1870120</ee>
<url>db/journals/todaes/todaes16.html#SinghN10</url>
</article>
</r>
<r><article key="journals/tvlsi/SinghTRRN10" mdate="2020-03-11">
<author pid="94/5746">Montek Singh</author>
<author pid="89/2891">Jos&#233; A. Tierno</author>
<author pid="76/4182">Alexander V. Rylyakov</author>
<author orcid="0000-0001-9273-3188" pid="51/10284">Sergey V. Rylov</author>
<author pid="84/595">Steven M. Nowick</author>
<title>An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz.</title>
<pages>1043-1056</pages>
<year>2010</year>
<volume>18</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TVLSI.2009.2019660</ee>
<url>db/journals/tvlsi/tvlsi18.html#SinghTRRN10</url>
</article>
</r>
<r><inproceedings key="conf/date/AgyekumN10" mdate="2017-05-23">
<author pid="10/4781">Melinda Y. Agyekum</author>
<author pid="84/595">Steven M. Nowick</author>
<title>An error-correcting unordered code and hardware support for robust asynchronous global communication.</title>
<pages>765-770</pages>
<year>2010</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2010.5456948</ee>
<ee>http://dl.acm.org/citation.cfm?id=1871110</ee>
<crossref>conf/date/2010</crossref>
<url>db/conf/date/date2010.html#AgyekumN10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/CannizzaroJN10" mdate="2023-03-23">
<author pid="27/9640">Marco Cannizzaro</author>
<author pid="30/9639-2">Weiwei Jiang 0002</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Practical completion detection for 2-of-N delay-insensitive codes.</title>
<pages>151-158</pages>
<year>2010</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2010.5647809</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2010.5647809</ee>
<crossref>conf/iccd/2010</crossref>
<url>db/conf/iccd/iccd2010.html#CannizzaroJN10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nocs/HorakNCV10" mdate="2023-03-23">
<author pid="24/8403">Michael N. Horak</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="22/8107">Matthew Carlberg</author>
<author pid="v/UziVishkin">Uzi Vishkin</author>
<title>A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors.</title>
<pages>43-50</pages>
<year>2010</year>
<booktitle>NOCS</booktitle>
<ee>https://doi.org/10.1109/NOCS.2010.14</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/NOCS.2010.14</ee>
<crossref>conf/nocs/2010</crossref>
<url>db/conf/nocs/nocs2010.html#HorakNCV10</url>
</inproceedings>
</r>
<r><article key="journals/tvlsi/McLaughlinMN09" mdate="2020-03-11">
<author pid="14/4913">William F. McLaughlin</author>
<author pid="48/3607">Amitava Mitra</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication.</title>
<pages>923-928</pages>
<year>2009</year>
<volume>17</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TVLSI.2009.2017909</ee>
<url>db/journals/tvlsi/tvlsi17.html#McLaughlinMN09</url>
</article>
</r>
<r><article key="journals/tcad/JeongN08" mdate="2020-09-24">
<author pid="36/500">Cheoljoo Jeong</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Technology Mapping and Cell Merger for Asynchronous Threshold Networks.</title>
<pages>659-672</pages>
<year>2008</year>
<volume>27</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2007.911339</ee>
<url>db/journals/tcad/tcad27.html#JeongN08</url>
</article>
</r>
<r><inproceedings key="conf/async/JeongN08" mdate="2023-03-23">
<author pid="36/500">Cheoljoo Jeong</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Block-Level Relaxation for Timing-Robust Asynchronous Circuits Based on Eager Evaluation.</title>
<pages>95-104</pages>
<year>2008</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2008.25</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2008.25</ee>
<crossref>conf/async/2008</crossref>
<url>db/conf/async/async2008.html#JeongN08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/McGeeAMN08" mdate="2023-03-23">
<author pid="64/4886">Peggy B. McGee</author>
<author pid="10/4781">Melinda Y. Agyekum</author>
<author pid="152/6014">Moustafa A. Mohamed</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication.</title>
<pages>116-127</pages>
<year>2008</year>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2008.24</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2008.24</ee>
<crossref>conf/async/2008</crossref>
<url>db/conf/async/async2008.html#McGeeAMN08</url>
</inproceedings>
</r>
<r><article key="journals/tvlsi/SinghN07" mdate="2020-03-11">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines.</title>
<pages>684-698</pages>
<year>2007</year>
<volume>15</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TVLSI.2007.898732</ee>
<url>db/journals/tvlsi/tvlsi15.html#SinghN07</url>
</article>
</r>
<r><article key="journals/tvlsi/SinghN07a" mdate="2020-03-11">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style.</title>
<pages>1256-1269</pages>
<year>2007</year>
<volume>15</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TVLSI.2007.902205</ee>
<url>db/journals/tvlsi/tvlsi15.html#SinghN07a</url>
</article>
</r>
<r><article key="journals/tvlsi/SinghN07b" mdate="2020-03-11">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style.</title>
<pages>1270-1283</pages>
<year>2007</year>
<volume>15</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TVLSI.2007.902206</ee>
<url>db/journals/tvlsi/tvlsi15.html#SinghN07b</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/JeongN07" mdate="2023-03-23">
<author pid="36/500">Cheoljoo Jeong</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Optimization of Robust Asynchronous Circuits by Local Input Completeness Relaxation.</title>
<pages>622-627</pages>
<year>2007</year>
<crossref>conf/aspdac/2007</crossref>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2007.358055</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASPDAC.2007.358055</ee>
<ee>http://dl.acm.org/citation.cfm?id=1323468</ee>
<url>db/conf/aspdac/aspdac2007.html#JeongN07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/AgyekumN07" mdate="2023-03-23">
<author pid="10/4781">Melinda Y. Agyekum</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A Cycle-Based Decomposition Method for Burst-Mode Asynchronous Controllers.</title>
<pages>129-142</pages>
<year>2007</year>
<crossref>conf/async/2007</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2007.6</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2007.6</ee>
<url>db/conf/async/async2007.html#AgyekumN07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/MitraMN07" mdate="2023-03-23">
<author pid="48/3607">Amitava Mitra</author>
<author pid="14/4913">William F. McLaughlin</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Efficient Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication.</title>
<pages>186-195</pages>
<year>2007</year>
<crossref>conf/async/2007</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2007.17</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2007.17</ee>
<url>db/conf/async/async2007.html#MitraMN07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/McGeeN07" mdate="2023-03-24">
<author pid="64/4886">Peggy B. McGee</author>
<author pid="84/595">Steven M. Nowick</author>
<title>An efficient algorithm for time separation of events in concurrent systems.</title>
<pages>180-187</pages>
<year>2007</year>
<crossref>conf/iccad/2007</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2007.4397263</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.2007.4397263</ee>
<ee>https://dl.acm.org/citation.cfm?id=1326110</ee>
<url>db/conf/iccad/iccad2007.html#McGeeN07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/JeongN06" mdate="2023-03-23">
<author pid="36/500">Cheoljoo Jeong</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Optimal Technology Mapping and Cell Merger for Asynchronous Threshold Networks.</title>
<pages>128-137</pages>
<year>2006</year>
<crossref>conf/async/2006</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2006.24</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2006.24</ee>
<url>db/conf/async/async2006.html#JeongN06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/codes/McGeeNC05" mdate="2018-11-06">
<author pid="64/4886">Peggy B. McGee</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="c/EdwardGCoffmanJr">Edward G. Coffman Jr.</author>
<title>Efficient performance analysis of asynchronous systems based on periodicity.</title>
<pages>225-230</pages>
<year>2005</year>
<crossref>conf/codes/2005</crossref>
<booktitle>CODES+ISSS</booktitle>
<ee>https://doi.org/10.1145/1084834.1084892</ee>
<url>db/conf/codes/codes2005.html#McGeeNC05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/McGeeN05" mdate="2018-11-06">
<author pid="64/4886">Peggy B. McGee</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A lattice-based framework for the classification and design of asynchronous pipelines.</title>
<pages>491-496</pages>
<year>2005</year>
<crossref>conf/dac/2005</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/1065579.1065707</ee>
<url>db/conf/dac/dac2005.html#McGeeN05</url>
</inproceedings>
</r>
<r><inproceedings key="conf/itc/ShiMNS05" mdate="2024-05-03">
<author pid="06/468-10">Feng Shi 0010</author>
<author orcid="0000-0002-4322-0068" pid="17/5884">Yiorgos Makris</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="94/5746">Montek Singh</author>
<title>Test generation for ultra-high-speed asynchronous pipelines.</title>
<pages>10</pages>
<year>2005</year>
<booktitle>ITC</booktitle>
<ee>https://doi.org/10.1109/TEST.2005.1584067</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/TEST.2005.1584067</ee>
<crossref>conf/itc/2005</crossref>
<url>db/conf/itc/itc2005.html#ShiMNS05</url>
</inproceedings>
</r>
<r><article key="journals/jssc/LiPSN04" mdate="2022-08-26">
<author pid="95/2956">Yee William Li</author>
<author pid="91/3158">George Patounakis</author>
<author pid="37/907">Kenneth L. Shepard</author>
<author pid="84/595">Steven M. Nowick</author>
<title>High-throughput asynchronous datapath with software-controlled voltage scaling.</title>
<pages>704-708</pages>
<year>2004</year>
<volume>39</volume>
<journal>IEEE J. Solid State Circuits</journal>
<number>4</number>
<ee>https://doi.org/10.1109/JSSC.2004.825246</ee>
<url>db/journals/jssc/jssc39.html#LiPSN04</url>
</article>
</r>
<r><article key="journals/tvlsi/ChelceaN04" mdate="2020-03-11">
<author pid="33/5391">Tiberiu Chelcea</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Robust interfaces for mixed-timing systems.</title>
<pages>857-873</pages>
<year>2004</year>
<volume>12</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TVLSI.2004.831476</ee>
<url>db/journals/tvlsi/tvlsi12.html#ChelceaN04</url>
</article>
</r>
<r><inproceedings key="conf/dac/JeongN04" mdate="2018-11-06">
<author pid="36/500">Cheoljoo Jeong</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Fast hazard detection in combinational circuits.</title>
<pages>592-595</pages>
<year>2004</year>
<crossref>conf/dac/2004</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/996566.996728</ee>
<url>db/conf/dac/dac2004.html#JeongN04</url>
</inproceedings>
</r>
<r><article key="journals/tcad/HassounNS03" mdate="2020-09-24">
<author pid="82/450">Soha Hassoun</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="08/4571">Leon Stok</author>
<title>Guest Editorial.</title>
<pages>662-664</pages>
<year>2003</year>
<volume>22</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TCAD.2003.813395</ee>
<url>db/journals/tcad/tcad22.html#HassounNS03</url>
</article>
</r>
<r><inproceedings key="conf/async/NowickO03" mdate="2023-03-23">
<author pid="84/595">Steven M. Nowick</author>
<author pid="25/1982">Charles W. O'Donnell</author>
<title>On the Existence of Hazard-Free Multi-Level Logic.</title>
<pages>109-120</pages>
<year>2003</year>
<crossref>conf/async/2003</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2003.1199171</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2003.1199171</ee>
<url>db/conf/async/async2003.html#NowickO03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/LiPJSN03" mdate="2023-03-23">
<author pid="95/2956">Yee William Li</author>
<author pid="91/3158">George Patounakis</author>
<author pid="81/5831">Anup P. Jose</author>
<author pid="37/907">Kenneth L. Shepard</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Application.</title>
<pages>216-226</pages>
<year>2003</year>
<crossref>conf/async/2003</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2003.1199181</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2003.1199181</ee>
<url>db/conf/async/async2003.html#LiPJSN03</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/TiernoRRSN02" mdate="2023-03-23">
<author pid="89/2891">Jos&#233; A. Tierno</author>
<author pid="51/10284">Sergey V. Rylov</author>
<author pid="76/4182">Alexander V. Rylyakov</author>
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>An Adaptively-Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 GigaHertz.</title>
<pages>84-95</pages>
<year>2002</year>
<crossref>conf/async/2002</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2002.1000299</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2002.1000299</ee>
<url>db/conf/async/async2002.html#TiernoRRSN02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/ChelceaN02" mdate="2018-11-06">
<author pid="33/5391">Tiberiu Chelcea</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems.</title>
<pages>405-410</pages>
<year>2002</year>
<crossref>conf/dac/2002</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/513918.514023</ee>
<url>db/conf/dac/dac2002.html#ChelceaN02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/ChelceaNBE02" mdate="2023-03-24">
<author pid="33/5391">Tiberiu Chelcea</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="49/190">Andrew Bardsley</author>
<author pid="14/548">Doug A. Edwards</author>
<title>A Burst-Mode Oriented Back-End for the Balsa Synthesis System.</title>
<pages>330-337</pages>
<year>2002</year>
<crossref>conf/date/2002</crossref>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2002.998294</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DATE.2002.998294</ee>
<ee>http://dl.acm.org/citation.cfm?id=874506</ee>
<url>db/conf/date/date2002.html#ChelceaNBE02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/OzdagBSN02" mdate="2023-03-24">
<author pid="11/6152">Recep O. Ozdag</author>
<author pid="29/6330">Peter A. Beerel</author>
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>High-Speed Non-Linear Asynchronous Pipelines.</title>
<pages>1000-1007</pages>
<year>2002</year>
<crossref>conf/date/2002</crossref>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2002.998422</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/DATE.2002.998422</ee>
<ee>http://dl.acm.org/citation.cfm?id=874516</ee>
<url>db/conf/date/date2002.html#OzdagBSN02</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iwls/ChelceaN02" mdate="2019-08-04">
<author pid="33/5391">Tiberiu Chelcea</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Resynthesis and Peephole Transformations for the Optimization of Large-Scale Asynchronous Systems.</title>
<pages>355-360</pages>
<year>2002</year>
<crossref>conf/iwls/2002</crossref>
<booktitle>IWLS</booktitle>
<url>db/conf/iwls/iwls2002.html#ChelceaN02</url>
</inproceedings>
</r>
<r><book key="books/daglib/0012814" mdate="2011-04-15">
<author pid="80/3045">Robert M. Fuhrer</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Sequential optimization of asynchronous and synchronous fintie-state machines.</title>
<pages>I-XX, 1-258</pages>
<publisher>Springer</publisher>
<year>2001</year>
<isbn>978-0-7923-7425-1</isbn>
</book>
</r>
<r><inproceedings key="conf/dac/ChelceaN01" mdate="2018-11-06">
<author pid="33/5391">Tiberiu Chelcea</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols.</title>
<pages>21-26</pages>
<year>2001</year>
<crossref>conf/dac/2001</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/378239.378256</ee>
<url>db/conf/dac/dac2001.html#ChelceaN01</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/TheobaldN01" mdate="2018-11-06">
<author pid="t/MichaelTheobald">Michael Theobald</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Transformations for the Synthesis and Optimization of Asynchronous Distributed Control.</title>
<pages>263-268</pages>
<year>2001</year>
<crossref>conf/dac/2001</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/378239.378480</ee>
<url>db/conf/dac/dac2001.html#TheobaldN01</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/SinghN01" mdate="2023-03-23">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines.</title>
<pages>9-17</pages>
<year>2001</year>
<crossref>conf/iccd/2001</crossref>
<booktitle>ICCD</booktitle>
<url>db/conf/iccd/iccd2001.html#SinghN01</url>
<ee>https://doi.org/10.1109/ICCD.2001.954997</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2001.954997</ee>
</inproceedings>
</r>
<r><article key="journals/tvlsi/SinghN00" mdate="2020-03-11">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Synthesis for logical initializability of synchronous finite-state machines.</title>
<pages>542-557</pages>
<year>2000</year>
<volume>8</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/92.894160</ee>
<url>db/journals/tvlsi/tvlsi8.html#SinghN00</url>
</article>
</r>
<r><inproceedings key="conf/async/SinghN00" mdate="2023-03-23">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths.</title>
<pages>198-</pages>
<year>2000</year>
<crossref>conf/async/2000</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2000.837017</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2000.837017</ee>
<url>db/conf/async/async2000.html#SinghN00</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/ChelceaN00" mdate="2023-03-23">
<author pid="33/5391">Tiberiu Chelcea</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Low-Latency Asynchronous FIFO's Using Token Rings.</title>
<pages>210-</pages>
<year>2000</year>
<crossref>conf/async/2000</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.2000.837024</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.2000.837024</ee>
<url>db/conf/async/async2000.html#ChelceaN00</url>
</inproceedings>
</r>
<r><article key="journals/pieee/NowickJB99" mdate="2025-03-03">
<author pid="84/595">Steven M. Nowick</author>
<author orcid="0000-0003-3379-9608" pid="56/5487">Mark B. Josephs</author>
<author orcid="0000-0002-3577-575X" pid="45/3508">Kees van Berkel 0001</author>
<title>Special Issue On Asynchronous Circuits And Systems.</title>
<pages>219-222</pages>
<year>1999</year>
<volume>87</volume>
<journal>Proc. IEEE</journal>
<number>2</number>
<ee>https://doi.org/10.1109/jproc.1999.740015</ee>
<url>db/journals/pieee/pieee87.html#NowickJB99</url>
</article>
</r>
<r><article key="journals/pieee/BerkelJN99" mdate="2025-03-03">
<author orcid="0000-0002-3577-575X" pid="45/3508">Kees van Berkel 0001</author>
<author pid="56/5487">Mark B. Josephs</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Applications of asynchronous circuits.</title>
<pages>223-233</pages>
<year>1999</year>
<volume>87</volume>
<journal>Proc. IEEE</journal>
<number>2</number>
<ee>https://doi.org/10.1109/5.740016</ee>
<ee>https://www.wikidata.org/entity/Q30048397</ee>
<url>db/journals/pieee/pieee87.html#BerkelJN99</url>
</article>
</r>
<r><article key="journals/pieee/JosephsNB99" mdate="2025-03-03">
<author orcid="0000-0003-3379-9608" pid="56/5487">Mark B. Josephs</author>
<author pid="84/595">Steven M. Nowick</author>
<author orcid="0000-0002-3577-575X" pid="45/3508">Kees van Berkel 0001</author>
<title>Modeling and design of asynchronous circuits.</title>
<pages>234-242</pages>
<year>1999</year>
<volume>87</volume>
<journal>Proc. IEEE</journal>
<number>2</number>
<ee>https://doi.org/10.1109/5.740017</ee>
<url>db/journals/pieee/pieee87.html#JosephsNB99</url>
</article>
</r>
<r><inproceedings key="conf/dac/BrunvandNY99" mdate="2018-11-06">
<author pid="95/2787">Erik Brunvand</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="02/2774">Kenneth Y. Yun</author>
<title>Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces.</title>
<pages>104-109</pages>
<year>1999</year>
<crossref>conf/dac/1999</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/309847.309889</ee>
<url>db/conf/dac/dac99.html#BrunvandNY99</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/FuhrerN99" mdate="2023-03-24">
<author pid="80/3045">Robert M. Fuhrer</author>
<author pid="84/595">Steven M. Nowick</author>
<title>OPTIMISTA: state minimization of asynchronous FSMs for optimum output logic.</title>
<pages>7-13</pages>
<year>1999</year>
<crossref>conf/iccad/1999</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.1999.810610</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810610</ee>
<ee>http://dl.acm.org/citation.cfm?id=339492.339555</ee>
<url>db/conf/iccad/iccad1999.html#FuhrerN99</url>
</inproceedings>
</r>
<r><article key="journals/tcad/TheobaldN98" mdate="2020-09-24">
<author pid="t/MichaelTheobald">Michael Theobald</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Fast heuristic and exact algorithms for two-level hazard-free logic minimization.</title>
<pages>1130-1147</pages>
<year>1998</year>
<volume>17</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/43.736186</ee>
<url>db/journals/tcad/tcad17.html#TheobaldN98</url>
</article>
</r>
<r><article key="journals/tvlsi/PlanaN98" mdate="2020-03-11">
<author orcid="0000-0002-6113-3929" pid="84/5499">Luis A. Plana</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Architectural optimization for low-power nonpipelined asynchronous systems.</title>
<pages>56-65</pages>
<year>1998</year>
<volume>6</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/92.661247</ee>
<url>db/journals/tvlsi/tvlsi6.html#PlanaN98</url>
</article>
</r>
<r><inproceedings key="conf/async/BenesNW98" mdate="2023-03-23">
<author pid="88/6935-2">Martin Benes 0002</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="04/245">Andrew Wolfe</author>
<title>A Fast Asynchronous Huffman Decoder for Compressed-Code Embedded Processors.</title>
<pages>43-</pages>
<year>1998</year>
<crossref>conf/async/1998</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.1998.666493</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.1998.666493</ee>
<url>db/conf/async/async1998.html#BenesNW98</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/TheobaldN98" mdate="2023-03-23">
<author pid="t/MichaelTheobald">Michael Theobald</author>
<author pid="84/595">Steven M. Nowick</author>
<title>An Implicit Method for Hazard-Free Two-Level Logic Minimization.</title>
<pages>58-69</pages>
<year>1998</year>
<crossref>conf/async/1998</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.1998.666494</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.1998.666494</ee>
<url>db/conf/async/async1998.html#TheobaldN98</url>
</inproceedings>
</r>
<r><article key="journals/tcad/NowickJC97" mdate="2020-09-24">
<author pid="84/595">Steven M. Nowick</author>
<author pid="j/NirajKJha">Niraj K. Jha</author>
<author pid="61/4897">Fu-Chiung Cheng</author>
<title>Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability.</title>
<pages>1514-1521</pages>
<year>1997</year>
<volume>16</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/43.664232</ee>
<url>db/journals/tcad/tcad16.html#NowickJC97</url>
</article>
</r>
<r><inproceedings key="conf/arvlsi/BenesWN97" mdate="2023-03-24">
<author pid="88/6935-2">Martin Benes 0002</author>
<author pid="04/245">Andrew Wolfe</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A High-Speed Asynchronous Decompression Circuit for Embedded Processors.</title>
<pages>219-237</pages>
<year>1997</year>
<crossref>conf/arvlsi/1997</crossref>
<booktitle>ARVLSI</booktitle>
<ee>https://doi.org/10.1109/ARVLSI.1997.634856</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ARVLSI.1997.634856</ee>
<url>db/conf/arvlsi/arvlsi1997.html#BenesWN97</url>
</inproceedings>
</r>
<r><inproceedings key="conf/async/NowickYDB97" mdate="2023-03-23">
<author pid="84/595">Steven M. Nowick</author>
<author pid="02/2774">Kenneth Y. Yun</author>
<author pid="52/4108">Ayoob E. Dooply</author>
<author pid="29/6330">Peter A. Beerel</author>
<title>Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders.</title>
<pages>210-</pages>
<year>1997</year>
<crossref>conf/async/1997</crossref>
<booktitle>ASYNC</booktitle>
<ee>https://doi.org/10.1109/ASYNC.1997.587176</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ASYNC.1997.587176</ee>
<url>db/conf/async/async1997.html#NowickYDB97</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/FuhrerN97" mdate="2023-03-24">
<author pid="80/3045">Robert M. Fuhrer</author>
<author pid="84/595">Steven M. Nowick</author>
<title>OPTIMIST: state minimization for optimal 2-level logic implementation.</title>
<pages>308-315</pages>
<year>1997</year>
<crossref>conf/iccad/1997</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.1997.643536</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.643536</ee>
<ee>https://dl.acm.org/citation.cfm?id=266498</ee>
<url>db/conf/iccad/iccad1997.html#FuhrerN97</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/BrunvandNY97" mdate="2017-05-24">
<author pid="95/2787">Erik Brunvand</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="02/2774">Kenneth Y. Yun</author>
<title>Practical Advances in Asynchronous Design.</title>
<pages>662-668</pages>
<year>1997</year>
<crossref>conf/iccd/1997</crossref>
<booktitle>ICCD</booktitle>
<url>db/conf/iccd/iccd97.html#BrunvandNY97</url>
<ee>https://doi.org/10.1109/ICCD.1997.628936</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/NowickT97" mdate="2018-11-06">
<author pid="84/595">Steven M. Nowick</author>
<author pid="t/MichaelTheobald">Michael Theobald</author>
<title>Synthesis of low-power asynchronous circuits in a specified environment.</title>
<pages>92-95</pages>
<year>1997</year>
<crossref>conf/islped/1997</crossref>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1145/263272.263291</ee>
<url>db/conf/islped/islped1997.html#NowickT97</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/SinghN97" mdate="2023-03-24">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Synthesis for Logical Initializability of Synchronous Finite State Machines.</title>
<pages>76-81</pages>
<year>1997</year>
<crossref>conf/vlsid/1997</crossref>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/ICVD.1997.567964</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICVD.1997.567964</ee>
<url>db/conf/vlsid/vlsid1997.html#SinghN97</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/TheobaldNW96" mdate="2018-11-06">
<author pid="t/MichaelTheobald">Michael Theobald</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="20/5998">Tao Wu</author>
<title>Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic.</title>
<pages>71-76</pages>
<year>1996</year>
<crossref>conf/dac/1996</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/240518.240533</ee>
<url>db/conf/dac/dac96.html#TheobaldNW96</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/KudvaGJN96" mdate="2026-04-07">
<author pid="64/571">Prabhakar Kudva</author>
<author orcid="0000-0002-4161-9278" pid="g/GGopalakrishnan">Ganesh Gopalakrishnan</author>
<author pid="73/5886">Hans M. Jacobson</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes.</title>
<pages>77-82</pages>
<year>1996</year>
<crossref>conf/dac/1996</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/240518.240534</ee>
<url>db/conf/dac/dac96.html#KudvaGJN96</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/PlanaN96" mdate="2019-05-29">
<author orcid="0000-0002-6113-3929" pid="84/5499">Luis A. Plana</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Concurrency-oriented optimization for low-power asynchronous systems.</title>
<pages>151-156</pages>
<year>1996</year>
<crossref>conf/islped/1996</crossref>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1109/LPE.1996.547498</ee>
<ee>https://dl.acm.org/citation.cfm?id=252593</ee>
<url>db/conf/islped/islped1996.html#PlanaN96</url>
</inproceedings>
</r>
<r><inproceedings key="conf/itc/SinghN96" mdate="2023-03-23">
<author pid="94/5746">Montek Singh</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Synthesis-for-Initializability of Asynchronous Sequential Machines.</title>
<pages>232-241</pages>
<year>1996</year>
<crossref>conf/itc/1996</crossref>
<booktitle>ITC</booktitle>
<url>db/conf/itc/itc1996.html#SinghN96</url>
<ee>https://doi.org/10.1109/TEST.1996.556966</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/TEST.1996.556966</ee>
</inproceedings>
</r>
<r><article key="journals/tcad/NowickD95" mdate="2020-09-24">
<author pid="84/595">Steven M. Nowick</author>
<author pid="d/DavidLDill">David L. Dill</author>
<title>Exact two-level minimization of hazard-free logic with multiple-input changes.</title>
<pages>986-997</pages>
<year>1995</year>
<volume>14</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/43.402498</ee>
<url>db/journals/tcad/tcad14.html#NowickD95</url>
</article>
</r>
<r><inproceedings key="conf/arvlsi/FuhrerLN95" mdate="2023-03-24">
<author pid="80/3045">Robert M. Fuhrer</author>
<author pid="l/BillLin">Bill Lin 0001</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Algorithms for the optimal state assignment of asynchronous state machines.</title>
<pages>59-75</pages>
<year>1995</year>
<crossref>conf/arvlsi/1995</crossref>
<booktitle>ARVLSI</booktitle>
<ee>https://doi.org/10.1109/ARVLSI.1995.515611</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ARVLSI.1995.515611</ee>
<ee>https://www.wikidata.org/entity/Q56287200</ee>
<url>db/conf/arvlsi/arvlsi1995.html#FuhrerLN95</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/BeerelYNY95" mdate="2023-03-24">
<author pid="29/6330">Peter A. Beerel</author>
<author pid="02/2774">Kenneth Y. Yun</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="69/5134">Pei-Chuan Yeh</author>
<title>Estimation and bounding of energy consumption in burst-mode control circuits.</title>
<pages>26-33</pages>
<year>1995</year>
<crossref>conf/iccad/1995</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.1995.479881</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.1995.479881</ee>
<ee>https://dl.acm.org/citation.cfm?id=224854</ee>
<url>db/conf/iccad/iccad1995.html#BeerelYNY95</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/FuhrerLN95" mdate="2023-03-24">
<author pid="80/3045">Robert M. Fuhrer</author>
<author pid="l/BillLin">Bill Lin 0001</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Symbolic hazard-free minimization and encoding of asynchronous finite state machines.</title>
<pages>604-611</pages>
<year>1995</year>
<crossref>conf/iccad/1995</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.1995.480191</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.1995.480191</ee>
<ee>https://dl.acm.org/citation.cfm?id=225123</ee>
<url>db/conf/iccad/iccad1995.html#FuhrerLN95</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/NowickJC95" mdate="2023-03-24">
<author pid="84/595">Steven M. Nowick</author>
<author pid="j/NirajKJha">Niraj K. Jha</author>
<author pid="61/4897">Fu-Chiung Cheng</author>
<title>Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability.</title>
<pages>171-176</pages>
<year>1995</year>
<crossref>conf/vlsid/1995</crossref>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/ICVD.1995.512099</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICVD.1995.512099</ee>
<url>db/conf/vlsid/vlsid1995.html#NowickJC95</url>
</inproceedings>
</r>
<r><article key="journals/tcad/GopalakrishnanBMN94" mdate="2026-04-07">
<author orcid="0000-0002-4161-9278" pid="g/GGopalakrishnan">Ganesh Gopalakrishnan</author>
<author pid="95/2787">Erik Brunvand</author>
<author pid="59/1236">Nick Michell</author>
<author pid="84/595">Steven M. Nowick</author>
<title>A correctness criterion for asynchronous circuit validation and optimization.</title>
<pages>1309-1318</pages>
<year>1994</year>
<volume>13</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/43.329261</ee>
<url>db/journals/tcad/tcad13.html#GopalakrishnanBMN94</url>
</article>
</r>
<r><inproceedings key="conf/iccd/NowickC94" mdate="2023-03-23">
<author pid="84/595">Steven M. Nowick</author>
<author pid="40/2183-1">Bill Coates 0001</author>
<title>UCLOCK: Automated Design of High-Peformance Unclocked State Machines.</title>
<pages>434-441</pages>
<year>1994</year>
<crossref>conf/iccd/1994</crossref>
<booktitle>ICCD</booktitle>
<url>db/conf/iccd/iccd1994.html#NowickC94</url>
<ee>https://doi.org/10.1109/ICCD.1994.331945</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.1994.331945</ee>
</inproceedings>
</r>
<r><phdthesis key="phd/us/Nowick93" mdate="2022-08-31">
<author pid="84/595">Steven M. Nowick</author>
<title>Automatic synthesis of burst-mode asynchronous controllers.</title>
<school>Stanford University, USA</school>
<year>1993</year>
<ee>https://searchworks.stanford.edu/view/2516865</ee>
</phdthesis>
</r>
<r><article key="journals/integration/NowickDDH93" mdate="2020-02-20">
<author pid="84/595">Steven M. Nowick</author>
<author pid="95/716">Mark E. Dean</author>
<author pid="d/DavidLDill">David L. Dill</author>
<author pid="h/MarkHorowitz">Mark Horowitz</author>
<title>The design of a high-performance cache controller: a case study in asynchronous synthesis.</title>
<pages>241-262</pages>
<year>1993</year>
<volume>15</volume>
<journal>Integr.</journal>
<number>3</number>
<ee>https://doi.org/10.1016/0167-9260(93)90032-8</ee>
<url>db/journals/integration/integration15.html#NowickDDH93</url>
</article>
</r>
<r><article key="journals/fmsd/DillNS92" mdate="2020-03-13">
<author pid="d/DavidLDill">David L. Dill</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="34/1657">Robert F. Sproull</author>
<title>Specification and Automatic Verification of Self-Timed Queues.</title>
<pages>29-60</pages>
<year>1992</year>
<volume>1</volume>
<journal>Formal Methods Syst. Des.</journal>
<number>1</number>
<url>db/journals/fmsd/fmsd1.html#DillNS92</url>
<ee>https://doi.org/10.1007/BF00464356</ee>
</article>
</r>
<r><inproceedings key="conf/iccad/NowickD92" mdate="2023-03-24">
<author pid="84/595">Steven M. Nowick</author>
<author pid="d/DavidLDill">David L. Dill</author>
<title>Exact two-level minimization of hazard-free logic with multiple-input changes.</title>
<pages>626-630</pages>
<year>1992</year>
<crossref>conf/iccad/1992</crossref>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.1992.279301</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.1992.279301</ee>
<ee>https://dl.acm.org/citation.cfm?id=304179</ee>
<url>db/conf/iccad/iccad1992.html#NowickD92</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/NowickYD92" mdate="2023-03-23">
<author pid="84/595">Steven M. Nowick</author>
<author pid="02/2774">Kenneth Y. Yun</author>
<author pid="d/DavidLDill">David L. Dill</author>
<title>Practical Asynchronous Controller Design.</title>
<pages>341-345</pages>
<year>1992</year>
<crossref>conf/iccd/1992</crossref>
<booktitle>ICCD</booktitle>
<url>db/conf/iccd/iccd1992.html#NowickYD92</url>
<ee>https://doi.org/10.1109/ICCD.1992.276285</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.1992.276285</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/YunDN92" mdate="2023-03-23">
<author pid="02/2774">Kenneth Y. Yun</author>
<author pid="d/DavidLDill">David L. Dill</author>
<author pid="84/595">Steven M. Nowick</author>
<title>Synthesis of 3D Asynchronous State Machines.</title>
<pages>346-350</pages>
<year>1992</year>
<crossref>conf/iccd/1992</crossref>
<booktitle>ICCD</booktitle>
<url>db/conf/iccd/iccd1992.html#YunDN92</url>
<ee>https://doi.org/10.1109/ICCD.1992.276286</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.1992.276286</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/NowickD91" mdate="2023-03-24">
<author pid="84/595">Steven M. Nowick</author>
<author pid="d/DavidLDill">David L. Dill</author>
<title>Automatic Synthesis of Locally-Clocked Asynchronous State Machines.</title>
<pages>318-321</pages>
<year>1991</year>
<crossref>conf/iccad/1991</crossref>
<booktitle>ICCAD</booktitle>
<url>db/conf/iccad/iccad1991.html#NowickD91</url>
<ee>https://doi.org/10.1109/ICCAD.1991.185264</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.1991.185264</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/NowickD91" mdate="2023-03-23">
<author pid="84/595">Steven M. Nowick</author>
<author pid="d/DavidLDill">David L. Dill</author>
<title>Synthesis of Asynchronous State Machines Using A Local Clock.</title>
<pages>192-197</pages>
<year>1991</year>
<crossref>conf/iccd/1991</crossref>
<booktitle>ICCD</booktitle>
<url>db/conf/iccd/iccd1991.html#NowickD91</url>
<ee>https://doi.org/10.1109/ICCD.1991.139879</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.1991.139879</ee>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/NowickD89" mdate="2023-03-24">
<author pid="84/595">Steven M. Nowick</author>
<author pid="d/DavidLDill">David L. Dill</author>
<title>Practicality of state-machine verification of speed-independent circuits.</title>
<pages>266-269</pages>
<year>1989</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.1989.76950</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCAD.1989.76950</ee>
<crossref>conf/iccad/1989</crossref>
<url>db/conf/iccad/iccad1989.html#NowickD89</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/DillNS89" mdate="2021-07-28">
<author pid="d/DavidLDill">David L. Dill</author>
<author pid="84/595">Steven M. Nowick</author>
<author pid="34/1657">Robert F. Sproull</author>
<title>Automatic verification of speed-independent circuits with Petri net specifications.</title>
<pages>212-216</pages>
<year>1989</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.1989.63358</ee>
<crossref>conf/iccd/1989</crossref>
<url>db/conf/iccd/iccd1989.html#DillNS89</url>
</inproceedings>
</r>
<coauthors n="82" nc="6">
<co c="2"><na f="a/Agyekum:Melinda_Y=" pid="10/4781">Melinda Y. Agyekum</na></co>
<co c="0"><na f="a/Attarde:Sumedh_S=" pid="12/9944">Sumedh S. Attarde</na></co>
<co c="0"><na f="b/Balboni:Marco" pid="155/0906">Marco Balboni</na></co>
<co c="1"><na f="b/Bardsley:Andrew" pid="49/190">Andrew Bardsley</na></co>
<co c="0"><na f="b/Beerel:Peter_A=" pid="29/6330">Peter A. Beerel</na></co>
<co c="4"><na f="b/Benes_0002:Martin" pid="88/6935-2">Martin Benes 0002</na></co>
<co c="5"><na f="b/Berkel_0001:Kees_van" pid="45/3508">Kees van Berkel 0001</na></co>
<co c="0"><na f="b/Bertozzi:Davide" pid="48/5390">Davide Bertozzi</na></co>
<co c="0"><na f="b/Bhardwaj:Kshitij" pid="53/11157">Kshitij Bhardwaj</na></co>
<co c="0"><na f="b/Brunvand:Erik" pid="95/2787">Erik Brunvand</na></co>
<co c="0"><na f="b/Burleson:Wayne_P=" pid="b/WaynePBurleson">Wayne P. Burleson</na></co>
<co c="0"><na f="c/Cannizzaro:Marco" pid="27/9640">Marco Cannizzaro</na></co>
<co c="3"><na f="c/Carlberg:Matthew" pid="22/8107">Matthew Carlberg</na></co>
<co c="0"><na f="c/Carloni:Luca_P=" pid="68/2644">Luca P. Carloni</na></co>
<co c="1"><na f="c/Chelcea:Tiberiu" pid="33/5391">Tiberiu Chelcea</na></co>
<co c="0"><na f="c/Chen:Yu" pid="87/1254">Yu Chen</na></co>
<co c="0"><na f="c/Cheng:Fu=Chiung" pid="61/4897">Fu-Chiung Cheng</na></co>
<co c="-1"><na f="c/Coates_0001:Bill" pid="40/2183-1">Bill Coates 0001</na></co>
<co c="2"><na f="c/Coffman_Jr=:Edward_G=" pid="c/EdwardGCoffmanJr">Edward G. Coffman Jr.</na></co>
<co c="0"><na f="d/Dean:Mark_E=" pid="95/716">Mark E. Dean</na></co>
<co c="0"><na f="d/Demme:John" pid="31/9796">John Demme</na></co>
<co c="0"><na f="d/Dill:David_L=" pid="d/DavidLDill">David L. Dill</na></co>
<co c="0"><na f="d/Dooply:Ayoob_E=" pid="52/4108">Ayoob E. Dooply</na></co>
<co c="1"><na f="e/Edwards:Doug_A=" pid="14/548">Doug A. Edwards</na></co>
<co c="0"><na f="f/Faldamis:Georgios" pid="142/0235">Georgios Faldamis</na></co>
<co c="0"><na f="f/Fuhrer:Robert_M=" pid="80/3045">Robert M. Fuhrer</na></co>
<co c="0"><na f="g/Ghiribaldi:Alberto" pid="79/10515">Alberto Ghiribaldi</na></co>
<co c="0"><na f="g/Gill:Gennette" pid="60/4248">Gennette Gill</na></co>
<co c="0"><na f="g/Gopalakrishnan:Ganesh" pid="g/GGopalakrishnan">Ganesh Gopalakrishnan</na></co>
<co c="0"><na f="h/Hassoun:Soha" pid="82/450">Soha Hassoun</na></co>
<co c="3"><na f="h/Horak:Michael_N=" pid="24/8403">Michael N. Horak</na></co>
<co c="0"><na f="h/Horowitz:Mark" pid="h/MarkHorowitz">Mark Horowitz</na></co>
<co c="0"><na f="i/Indiveri:Giacomo" pid="98/1275">Giacomo Indiveri</na></co>
<co c="0"><na f="j/Jacobson:Hans_M=" pid="73/5886">Hans M. Jacobson</na></co>
<co c="-1"><na f="j/Jeong:Cheoljoo" pid="36/500">Cheoljoo Jeong</na></co>
<co c="0"><na f="j/Jha:Niraj_K=" pid="j/NirajKJha">Niraj K. Jha</na></co>
<co c="0"><na f="j/Jiang_0002:Weiwei" pid="30/9639-2">Weiwei Jiang 0002</na></co>
<co c="0"><na f="j/Jose:Anup_P=" pid="81/5831">Anup P. Jose</na></co>
<co c="5"><na f="j/Josephs:Mark_B=" pid="56/5487">Mark B. Josephs</na></co>
<co c="0"><na f="k/Krstic:Milos" pid="33/1954">Milos Krstic</na></co>
<co c="0"><na f="k/Kudva:Prabhakar" pid="64/571">Prabhakar Kudva</na></co>
<co c="0"><na f="l/Lacourba:Geoffray" pid="01/9944">Geoffray Lacourba</na></co>
<co c="0"><na f="l/Li:Yee_William" pid="95/2956">Yee William Li</na></co>
<co c="0"><na f="l/Lin_0001:Bill" pid="l/BillLin">Bill Lin 0001</na></co>
<co c="0"><na f="l/Liu:Jian" pid="35/295">Jian Liu</na></co>
<co c="0"><na f="m/Makris:Yiorgos" pid="17/5884">Yiorgos Makris</na></co>
<co c="0"><na f="m/Mantovani:Paolo" pid="18/5802">Paolo Mantovani</na></co>
<co c="0"><na f="m/Marcolin:Demetra_Coffen" pid="385/9429">Demetra Coffen Marcolin</na></co>
<co c="2"><na f="m/McGee:Peggy_B=" pid="64/4886">Peggy B. McGee</na></co>
<co c="0"><na f="m/McLaughlin:William_F=" pid="14/4913">William F. McLaughlin</na></co>
<co c="0"><na f="m/Michell:Nick" pid="59/1236">Nick Michell</na></co>
<co c="0"><na f="m/Miorandi:Gabriele" pid="155/0993">Gabriele Miorandi</na></co>
<co c="0"><na f="m/Mitra:Amitava" pid="48/3607">Amitava Mitra</na></co>
<co c="2"><na f="m/Mohamed:Moustafa_A=" pid="152/6014">Moustafa A. Mohamed</na></co>
<co c="-1"><na f="o/O=Donnell:Charles_W=" pid="25/1982">Charles W. O'Donnell</na></co>
<co c="0"><na f="o/Ozdag:Recep_O=" pid="11/6152">Recep O. Ozdag</na></co>
<co c="0"><na f="p/Patounakis:George" pid="91/3158">George Patounakis</na></co>
<co c="1"><na f="p/Plana:Luis_A=" pid="84/5499">Luis A. Plana</na></co>
<co c="0"><na f="r/Rajendran:Bipin" pid="44/3232">Bipin Rajendran</na></co>
<co c="0"><na f="r/Ramini:Simone" pid="385/9265">Simone Ramini</na></co>
<co c="0"><na f="r/Rylov:Sergey_V=" pid="51/10284">Sergey V. Rylov</na></co>
<co c="0"><na f="r/Rylyakov:Alexander_V=" pid="76/4182">Alexander V. Rylyakov</na></co>
<co c="0"><na f="s/Sadowski:Greg" pid="135/8456">Greg Sadowski</na></co>
<co c="0"><na f="s/Seok:Mingoo" pid="64/3916">Mingoo Seok</na></co>
<co c="0"><na f="s/Sethumadhavan:Simha" pid="46/652">Simha Sethumadhavan</na></co>
<co c="0"><na f="s/Shepard:Kenneth_L=" pid="37/907">Kenneth L. Shepard</na></co>
<co c="0"><na f="s/Shi_0010:Feng" pid="06/468-10">Feng Shi 0010</na></co>
<co c="0"><na f="s/Singh:Montek" pid="94/5746">Montek Singh</na></co>
<co c="0"><na f="s/Sproull:Robert_F=" pid="34/1657">Robert F. Sproull</na></co>
<co c="0"><na f="s/Stok:Leon" pid="08/4571">Leon Stok</na></co>
<co c="0"><na f="s/Su:Zhe" pid="155/7523">Zhe Su</na></co>
<co c="0"><na f="t/Tala:Mahdi" pid="187/0872">Mahdi Tala</na></co>
<co c="0"><na f="t/Theobald:Michael" pid="t/MichaelTheobald">Michael Theobald</na></co>
<co c="0"><na f="t/Tierno:Jos=eacute=_A=" pid="89/2891">Jos&#233; A. Tierno</na></co>
<co c="0"><na f="t/Tsividis:Yannis_P=" pid="82/6403">Yannis P. Tsividis</na></co>
<co c="0"><na f="v/Veronesi:Alessandro" pid="285/4039">Alessandro Veronesi</na></co>
<co c="0"><na f="v/Vezyrtzis:Christos" pid="63/9803">Christos Vezyrtzis</na></co>
<co c="3"><na f="v/Vishkin:Uzi" pid="v/UziVishkin">Uzi Vishkin</na></co>
<co c="4"><na f="w/Wolfe:Andrew" pid="04/245">Andrew Wolfe</na></co>
<co c="0"><na f="w/Wu:Tao" pid="20/5998">Tao Wu</na></co>
<co c="0"><na f="y/Yeh:Pei=Chuan" pid="69/5134">Pei-Chuan Yeh</na></co>
<co c="0"><na f="y/Yun:Kenneth_Y=" pid="02/2774">Kenneth Y. Yun</na></co>
</coauthors>
</dblpperson>

