default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJournal of Electronic Testing, Volume 15
Volume 15, Numbers 1-2, August 1999
- Vishwani D. Agrawal:
Editorial. 5 - Michael Nicolaidis, Rob Roy:
Guest Editorial. 9 - Madhu K. Iyer, Michael L. Bushnell:
Effect of Noise on Analog Circuit Testing. 11-22 - R. de Vries, Augustus J. E. M. Janssen:
Decreasing the Sensitivity of ADC Test Parameters by Means of Wobbling. 23-29 - Ralph Mason, Shing Ma:
Mixed Signal DFT at GHz Frequencies. 31-39 - Fernando M. Gonçalves, João Paulo Teixeira:
Defect-Oriented Sampling of Non-Equally Probable Faults in VLSI Systems. 41-52 - Víctor H. Champac, José Castillejos, Joan Figueras:
IDDQ Testing of Opens in CMOS SRAMs. 53-62 - Ilker Hamzaoglu, Janak H. Patel:
New Techniques for Deterministic Test Pattern Generation. 63-73 - Seiichiro Tani, Mitsuo Teramoto, Tomoo Fukazawa, Kazuyoshi Matsuhiro:
Efficient Path Selection for Delay Testing Based on Path Clustering. 75-85 - Egor S. Sogomonyan, Adit D. Singh, Michael Gössel:
A Multi-Mode Scannable Memory Element for High Test Application Efficiency and Delay Testing. 87-96 - Vikram Iyengar, Krishnendu Chakrabarty
, Brian T. Murray:
Deterministic Built-in Pattern Generation for Sequential Circuits. 97-114 - T. A. García, Antonio J. Acosta, J. M. Mora, J. Ramos, José Luis Huertas:
Self-Timed Boundary-Scan Cells for Multi-Chip Module Test. 115-127 - Mehrdad Nourani, Christos A. Papachristou:
Structural Fault Testing of Embedded Cores Using Pipelining. 129-144 - Debaleena Das, Nur A. Touba:
Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes. 145-155 - Jun Zhao, Fred J. Meyer, Fabrizio Lombardi:
Adaptive Fault Detection and Diagnosis of RAM Interconnects. 157-171 - Dinos Moundanos, Jacob A. Abraham:
On Design Validation Using Verification Technology. 173-189 - Li-C. Wang, Magdy S. Abadir:
Experience in Validation of PowerPCTM Microprocessor Embedded Arrays. 191-205
Volume 15, Number 3, December 1999
- Vishwani D. Agrawal:
Editorial. 215 - Bernd Becker, Martin Keim, Rolf Krieger:
Hybrid Fault Simulation for Synchronous Sequential Circuits. 219-238 - Michael S. Hsiao:
On Non-Statistical Techniques for Fast Fault Coverage Estimation. 239-254 - Chauchin Su, Shyh-Jye Jou:
Decentralized BIST Methodology for System Level Interconnects. 255-265 - Ioannis Voyiatzis, Antonis M. Paschalis, Dimitris Nikolos, Constantin Halatsis:
An Accumulator-Based BIST Approach for Two-Pattern Testing. 267-278 - Jacob Savir:
Random Pattern Testability of Control and Address Circuitry of an Embedded Memory with Feed-Forward Data-Path Connections. 279-296 - Jin Li, Xiaoling Sun:
Tree-Structured Linear Cellular Automata and Their Applications in BIST. 297-300
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-13 23:14 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
