default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDCODES 2000: San Diego, CA, USA
- Frank Vahid, Jan Madsen:
Proceedings of the Eighth International Workshop on Hardware/Software Codesign, CODES 2000, San Diego, California, USA, 2000. ACM 2000, ISBN 1-58113-268-9 - Stan Y. Liao:
Towards a new standard for system-level design. 2-6 - Axel Jantsch, Ingo Sander:
On the roles of functions and objects in system specification. 8-12 - Bart Kienhuis, Edwin Rijpkema, Ed F. Deprettere:
Compaan: deriving process networks from Matlab for embedded signal processing architectures. 13-17 - João M. Fernandes, Ricardo Jorge Machado, Henrique M. Dinis Santos:
Modeling industrial embedded systems with UML. 18-22 - Carlo Brandolese, William Fornaciari
, Fabio Salice, Donatella Sciuto:
Energy estimation for 32-bit microprocessors. 24-28 - William Fornaciari, M. Polentarutti, Donatella Sciuto, Cristina Silvano:
Power optimization of system-level address buses based on software profiling. 29-33 - Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria:
Instruction-level power estimation for embedded VLIW cores. 34-38 - Yung-Hsiang Lu, Luca Benini, Giovanni De Micheli:
Low-power task scheduling for multiple devices. 39-43 - Hua Lin, Wayne H. Wolf:
Co-design of interleaved memory systems. 46-50 - Thomas Gleerup, Hans Holten-Lund, Jan Madsen, Steen Pedersen:
Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off. 51-55 - Per Gunnar Kjeldsberg, Francky Catthoor, Einar J. Aas:
Storage requirement estimation for data intensive applications with partially fixed execution ordering. 56-60 - Paul Pop, Petru Eles, Zebo Peng:
Performance estimation for embedded systems with data and control dependencies. 62-66 - Hiroyuki Tomiyama, Nikil D. Dutt:
Program path analysis to bound cache-related preemption delay in preemptive real-time systems. 67-71 - Xiaobo Sharon Hu, Gang Quan:
Fast performance prediction for periodic task systems. 72-76 - Sungjoo Yoo, Kyoungseok Rha, Youngchul Cho, Jinyong Jung, Kiyoung Choi:
Performance estimation of multiple-cache IP-based systems: case study of an interdependency problem and application of an extended shared memory model. 77-81 - Jwahar R. Bammi, Wido Kruijtzer, Luciano Lavagno, Edwin A. Harcourt, Mihai T. Lazarescu:
Software performance estimation strategies in a system-level design tool. 82-86 - Olivier Hébert, Ivan C. Kraljic, Yvon Savaria:
A method to derive application-specific embedded processing cores. 88-92 - Matthias Meerwein, C. Baumgartner, Wolfram Glauert:
Linking codesign and reuse in embedded systems design. 93-97 - Tony Givargis, Frank Vahid:
Parameterized system design. 98-102 - Frederik Vermeulen, Francky Catthoor, Diederik Verkest, Hugo De Man:
Extended design reuse trade-offs in hardware-software architecture mapping. 103-107 - Bassam Tabbara, Abdallah Tabbara, Alberto L. Sangiovanni-Vincentelli:
Task response time optimization using cost-based operation motion. 110-114 - R. Anand, Margarida F. Jacome, Gustavo de Veciana:
Heuristic tradeoffs between latency and energy consumption in register assignment. 115-119 - Haris Lekatsas, Jörg Henkel, Wayne H. Wolf:
Code compression as a variable in hardware/software co-design. 120-124 - Frank Engel, Johannes Nührenberg, Gerhard P. Fettweis:
A generic tool set for application specific processor architectures. 126-130 - JoAnn M. Paul, Simon N. Peffers, Donald E. Thomas:
Frequency interleaving as a codesign scheduling paradigm. 131-135 - Marcello Lajolo, Luciano Lavagno, Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante:
Automatic test bench generation for simulation-based validation. 136-140 - Joseph Buck, Radha Vaidyanathan:
Heterogeneous modeling and simulation of embedded systems in El Greco. 142-146 - Julio Leao da Silva Jr., Marco Sgroi, Fernando De Bernardinis, Suet-Fei Li, Alberto L. Sangiovanni-Vincentelli, Jan M. Rabaey:
Wireless protocols design: challenges and opportunities. 147-151 - Deborah Wilson, Daniel Dayton, R. Todd Hansell:
ASDEN: a comprehensive design framework vision for automotive electronic control systems. 152-156 - Randall S. Janka, Linda M. Wills:
A novel codesign methodology for real-time embedded COTS multiprocessor-based signal processing systems. 157-161
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-08-12 22:56 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated, funded, and maintained by:
Schloss Dagstuhl - Leibniz Center for Informatics is a member of the Leibniz Association and is funded by the federal government of Germany and the states of Germany, especially Saarland and Rhineland‑Palatinate.
