{"id":"https://openalex.org/W2004413196","doi":"https://doi.org/10.1142/s021812660400126x","title":"VLSI DESIGN OF DIGIT-SERIAL FPGA ARCHITECTURE","display_name":"VLSI DESIGN OF DIGIT-SERIAL FPGA ARCHITECTURE","publication_year":2004,"publication_date":"2004-02-01","ids":{"openalex":"https://openalex.org/W2004413196","doi":"https://doi.org/10.1142/s021812660400126x","mag":"2004413196"},"language":"en","primary_location":{"id":"doi:10.1142/s021812660400126x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812660400126x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069498930","display_name":"Hanho Lee","orcid":"https://orcid.org/0000-0001-8815-1927"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"HANHO LEE","raw_affiliation_strings":["School of Information and Communication Engineering, Inha University, Incheon 402-751, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Inha University, Incheon 402-751, Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041064476","display_name":"Gerald E. Sobelman","orcid":"https://orcid.org/0000-0002-4415-7320"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"GERALD E. SOBELMAN","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, 200 Union Street SE, Minneapolis, MN 55455, USA","Department of Electrical and Computer Engineering, University of Minnesota, 200 Union street SE, Minneapolis, MN 55455, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, 200 Union Street SE, Minneapolis, MN 55455, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, 200 Union street SE, Minneapolis, MN 55455, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2619,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55280426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":"01","first_page":"17","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8590272068977356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.706098198890686},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6993757486343384},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.54826420545578},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5478959083557129},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5356395244598389},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5126623511314392},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36732858419418335}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8590272068977356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.706098198890686},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6993757486343384},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.54826420545578},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5478959083557129},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5356395244598389},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5126623511314392},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36732858419418335}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s021812660400126x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812660400126x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W76355380","https://openalex.org/W1481987700","https://openalex.org/W1570127032","https://openalex.org/W1683860372","https://openalex.org/W1956863627","https://openalex.org/W1966341793","https://openalex.org/W2001868452","https://openalex.org/W2007049691","https://openalex.org/W2057841079","https://openalex.org/W2081879172","https://openalex.org/W2083466260","https://openalex.org/W2096336708","https://openalex.org/W2102712964","https://openalex.org/W2111420767","https://openalex.org/W2115150830","https://openalex.org/W2122867301","https://openalex.org/W2134897836","https://openalex.org/W2136596062","https://openalex.org/W2136810374","https://openalex.org/W2138134203","https://openalex.org/W2141849037","https://openalex.org/W2148700455","https://openalex.org/W2154786720","https://openalex.org/W2162211138","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2350094752","https://openalex.org/W1967938402","https://openalex.org/W2134640991","https://openalex.org/W2386041993","https://openalex.org/W3027318491","https://openalex.org/W1608572506","https://openalex.org/W1979789826","https://openalex.org/W101478184"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,20,38],"novel":[4],"application-specific":[5],"field-programmable":[6],"gate":[7],"array":[8],"(FPGA)":[9],"architecture":[10,49],"that":[11,71,113],"satisfies":[12],"efficient":[13,121],"implementation":[14,31,87],"of":[15,54,88],"digit-serial":[16,39,63,91,99,129],"DSP":[17,25,40,64,95,130],"architectures":[18,131],"on":[19,42,107],"digit":[21],"wide":[22],"basis.":[23],"Digit-serial":[24,94],"designs":[26,65,96],"have":[27,111],"been":[28],"an":[29,47],"effective":[30],"method":[32],"for":[33,51],"FPGAs.":[34,109,135],"To":[35],"efficiently":[36],"realize":[37],"design":[41,83],"FPGAs,":[43],"one":[44],"must":[45],"create":[46],"FPGA":[48,78,92,100],"optimized":[50],"those":[52,105],"types":[53],"systems.":[55],"We":[56,80,110],"examine":[57],"the":[58,76,82,89,98,114,127],"various":[59],"circuits":[60],"used":[61],"in":[62,75,122],"to":[66,104],"extract":[67],"their":[68],"key":[69],"features":[70],"should":[72],"be":[73],"reflected":[74],"new":[77,90],"architecture.":[79,93],"explain":[81],"methodology,":[84],"layout":[85],"and":[86,124],"using":[97,133],"(DS-FPGA)":[101],"are":[102,116],"compared":[103],"implemented":[106,132],"Xilinx":[108,134],"estimated":[112],"DS-FPGA":[115],"about":[117],"2.5~3":[118],"times":[119],"more":[120],"area":[123],"faster":[125],"than":[126],"equivalent":[128]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}