{"id":"https://openalex.org/W2154764836","doi":"https://doi.org/10.1109/tcad.2003.816214","title":"Modular verification of timed circuits using automatic abstraction","display_name":"Modular verification of timed circuits using automatic abstraction","publication_year":2003,"publication_date":"2003-09-01","ids":{"openalex":"https://openalex.org/W2154764836","doi":"https://doi.org/10.1109/tcad.2003.816214","mag":"2154764836"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2003.816214","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2003.816214","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018105292","display_name":"Hao Zheng","orcid":"https://orcid.org/0000-0002-8627-0591"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hao Zheng","raw_affiliation_strings":["IBM, VT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005072374","display_name":"Eric Mercer","orcid":"https://orcid.org/0000-0002-2264-2958"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Mercer","raw_affiliation_strings":["Department of Computer Science, Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":null,"display_name":"C. Myers","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Myers","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Utah, Salt Lake, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Utah, Salt Lake, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9196,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.9133427,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"22","issue":"9","first_page":"1138","last_page":"1153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775827169418335},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.7233031392097473},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6649424433708191},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6285610198974609},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5879562497138977},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5839006900787354},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.543692409992218},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5073534846305847},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.49432802200317383},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4757930040359497},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4652501046657562},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4569651484489441},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43749091029167175},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4337999224662781},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4303883910179138},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37928879261016846},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3686811327934265},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14322537183761597},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.07260134816169739},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06403645873069763}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775827169418335},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.7233031392097473},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6649424433708191},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6285610198974609},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5879562497138977},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5839006900787354},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.543692409992218},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5073534846305847},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.49432802200317383},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4757930040359497},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4652501046657562},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4569651484489441},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43749091029167175},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4337999224662781},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4303883910179138},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37928879261016846},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3686811327934265},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14322537183761597},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.07260134816169739},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06403645873069763},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcad.2003.816214","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2003.816214","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.108.3881","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.108.3881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.async.ece.utah.edu/publications/TCAD9_03.pdf","raw_type":"text"},{"id":"pmh:oai:scholarsarchive.byu.edu:facpub-1476","is_oa":false,"landing_page_url":"https://scholarsarchive.byu.edu/facpub/477","pdf_url":null,"source":{"id":"https://openalex.org/S4377196308","display_name":"ScholarsArchive  (Brigham Young University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100005738","host_organization_name":"Brigham Young University","host_organization_lineage":["https://openalex.org/I100005738"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Faculty Publications","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309309","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W28704707","https://openalex.org/W258022877","https://openalex.org/W1490128362","https://openalex.org/W1491037212","https://openalex.org/W1500239546","https://openalex.org/W1503973138","https://openalex.org/W1517173520","https://openalex.org/W1521052220","https://openalex.org/W1524311000","https://openalex.org/W1534926211","https://openalex.org/W1536808451","https://openalex.org/W1540501475","https://openalex.org/W1560730347","https://openalex.org/W1574193488","https://openalex.org/W1796268701","https://openalex.org/W1840276337","https://openalex.org/W1929497867","https://openalex.org/W1934074768","https://openalex.org/W1993281605","https://openalex.org/W1996109622","https://openalex.org/W1997871183","https://openalex.org/W2009210174","https://openalex.org/W2009965218","https://openalex.org/W2023499821","https://openalex.org/W2033839526","https://openalex.org/W2046206674","https://openalex.org/W2054654636","https://openalex.org/W2055284127","https://openalex.org/W2061438988","https://openalex.org/W2080267935","https://openalex.org/W2080593426","https://openalex.org/W2082606855","https://openalex.org/W2090106217","https://openalex.org/W2099620341","https://openalex.org/W2101508170","https://openalex.org/W2103798031","https://openalex.org/W2107193555","https://openalex.org/W2132472209","https://openalex.org/W2148325438","https://openalex.org/W2154303319","https://openalex.org/W2160104413","https://openalex.org/W2160883697","https://openalex.org/W2161901477","https://openalex.org/W2176300081","https://openalex.org/W2344671925","https://openalex.org/W2589217375","https://openalex.org/W3013442367","https://openalex.org/W3144368627","https://openalex.org/W4231660511","https://openalex.org/W4240821204","https://openalex.org/W4249906489","https://openalex.org/W4254030842","https://openalex.org/W4300021588","https://openalex.org/W6601137164","https://openalex.org/W6640441150"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W2361881307","https://openalex.org/W2962898432","https://openalex.org/W4205300843","https://openalex.org/W4301348901","https://openalex.org/W2350806125","https://openalex.org/W3155012083","https://openalex.org/W2059150015"],"abstract_inverted_index":{"The":[0],"major":[1],"barrier":[2],"that":[3,86,89],"prevents":[4],"the":[5,33,52,55,93],"application":[6],"of":[7,24,54,74,95],"formal":[8],"verification":[9,23,42,65],"to":[10,45,51,71],"large":[11],"designs":[12],"is":[13,43,58],"state":[14],"explosion.":[15],"This":[16,30,61],"paper":[17],"presents":[18],"a":[19,64,72],"new":[20],"approach":[21,31,62,91],"for":[22],"timed":[25],"circuits":[26],"using":[27,100],"automatic":[28],"abstraction.":[29],"partitions":[32],"design":[34],"into":[35],"modules,":[36],"each":[37,46,76],"with":[38,67,77],"constrained":[39],"complexity.":[40,80],"Before":[41],"applied":[44],"individual":[47],"module,":[48],"irrelevant":[49],"information":[50],"behavior":[53],"selected":[56],"module":[57],"abstracted":[59],"away.":[60],"converts":[63],"problem":[66],"big":[68],"exponential":[69,79],"complexity":[70],"set":[73],"subproblems,":[75],"small":[78],"Experimental":[81],"results":[82],"are":[83],"promising":[84],"in":[85],"they":[87],"indicate":[88],"our":[90],"has":[92],"potential":[94],"completing":[96],"much":[97],"faster":[98],"while":[99],"less":[101],"memory":[102],"than":[103],"traditional":[104],"flat":[105],"analysis.":[106]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}