{"id":"https://openalex.org/W2132472209","doi":"https://doi.org/10.1109/43.845076","title":"Timed state space exploration using POSETs","display_name":"Timed state space exploration using POSETs","publication_year":2000,"publication_date":"2000-05-01","ids":{"openalex":"https://openalex.org/W2132472209","doi":"https://doi.org/10.1109/43.845076","mag":"2132472209"},"language":"en","primary_location":{"id":"doi:10.1109/43.845076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.845076","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006005547","display_name":"Wendy Belluomini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Belluomini","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX, USA","Res. Lab., IBM Corp., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"Res. Lab., IBM Corp., Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":null,"display_name":"C.J. Myers","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.J. Myers","raw_affiliation_strings":["Department of Electrical Engineering, University of Utah, Salt Lake, UT, USA","[Department of Electrical Engineering, University of Utah, Salt Lake, UT, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Utah, Salt Lake, UT, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[Department of Electrical Engineering, University of Utah, Salt Lake, UT, USA]","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.5855,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.96461102,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"5","first_page":"501","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7376037836074829},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.7043899297714233},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.6318168640136719},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5005989074707031},{"id":"https://openalex.org/keywords/partially-ordered-set","display_name":"Partially ordered set","score":0.451065331697464},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.44909366965293884},{"id":"https://openalex.org/keywords/spacetime","display_name":"Spacetime","score":0.42480459809303284},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42014485597610474},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1895676851272583},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.07200533151626587}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7376037836074829},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.7043899297714233},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.6318168640136719},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5005989074707031},{"id":"https://openalex.org/C180645754","wikidata":"https://www.wikidata.org/wiki/Q474715","display_name":"Partially ordered set","level":2,"score":0.451065331697464},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.44909366965293884},{"id":"https://openalex.org/C130187892","wikidata":"https://www.wikidata.org/wiki/Q133327","display_name":"Spacetime","level":2,"score":0.42480459809303284},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42014485597610474},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1895676851272583},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.07200533151626587},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/43.845076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.845076","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.37.4762","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.37.4762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.async.elen.utah.edu/publications/TCAD5_00.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W117556101","https://openalex.org/W1482233117","https://openalex.org/W1489517620","https://openalex.org/W1536808451","https://openalex.org/W1540501475","https://openalex.org/W1560730347","https://openalex.org/W1722620788","https://openalex.org/W1796268701","https://openalex.org/W1840276337","https://openalex.org/W1861370427","https://openalex.org/W1934074768","https://openalex.org/W2057848295","https://openalex.org/W2072530605","https://openalex.org/W2098539773","https://openalex.org/W2099620341","https://openalex.org/W2106929737","https://openalex.org/W2116312614","https://openalex.org/W2151612633","https://openalex.org/W2167775755","https://openalex.org/W4212852126","https://openalex.org/W4249906489","https://openalex.org/W4252726607","https://openalex.org/W4254030842","https://openalex.org/W6628710117","https://openalex.org/W6632375870","https://openalex.org/W6632470882","https://openalex.org/W6640441150","https://openalex.org/W6674946643","https://openalex.org/W6808109815"],"related_works":["https://openalex.org/W2106070061","https://openalex.org/W4390961156","https://openalex.org/W1963087247","https://openalex.org/W4312224320","https://openalex.org/W2347443236","https://openalex.org/W4205203210","https://openalex.org/W2146274131","https://openalex.org/W174023083","https://openalex.org/W2184328455","https://openalex.org/W2073211194"],"abstract_inverted_index":{"This":[0,75],"paper":[1],"presents":[2],"a":[3,37,50],"new":[4,51],"timing":[5],"analysis":[6],"algorithm":[7,52,76,93],"for":[8],"efficient":[9],"state":[10,46,61],"space":[11,62],"exploration":[12],"during":[13],"the":[14,20,28,32,43,59,70],"synthesis":[15,33],"of":[16,22,27,36,72],"timed":[17,23,38,45,60,90],"circuits":[18],"or":[19,34],"verification":[21,35],"systems.":[24,91],"The":[25,92],"source":[26],"computational":[29],"complexity":[30],"in":[31,41,102],"system":[39],"is":[40,94],"finding":[42],"reachable":[44],"space.":[47],"We":[48],"introduce":[49],"which":[53],"utilizes":[54],"geometric":[55],"regions":[56,73],"to":[57,68,82,96],"represent":[58],"and":[63,104],"partially":[64],"ordered":[65],"sets":[66],"(POSET's)":[67],"minimize":[69],"number":[71],"necessary.":[74],"operates":[77],"on":[78],"specifications":[79],"sufficiently":[80],"general":[81],"describe":[83],"practical":[84],"circuits,":[85],"as":[86,88],"well":[87],"other":[89],"applied":[95],"several":[97],"examples":[98],"showing":[99],"significant":[100],"improvement":[101],"runtime":[103],"memory":[105],"usage.":[106]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}