{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:02:51Z","timestamp":1725559371200},"reference-count":16,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.1997.567964","type":"proceedings-article","created":{"date-parts":[[2002,11,22]],"date-time":"2002-11-22T15:21:11Z","timestamp":1037978471000},"page":"76-80","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis for logical initializability of synchronous finite state machines"],"prefix":"10.1109","author":[{"given":"M.","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.92.0090"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.402498"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279300"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.402497"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556966"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.894160"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76938"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527954"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"463","DOI":"10.1145\/157485.164978","article-title":"minimum length synchronizing sequences of finite state machine","author":"rho","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.127453"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331947"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1994.282724"},{"key":"ref2","first-page":"57","article-title":"A sequential circuit test generation system","author":"mallela","year":"1985","journal-title":"Proc of ITC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.21831"},{"journal-title":"Asynchronous Sequential Switching Circuits","year":"1969","author":"unger","key":"ref9"}],"event":{"name":"Tenth International Conference on VLSI Design","acronym":"ICVD-97","location":"Hyderabad, India"},"container-title":["Proceedings Tenth International Conference on VLSI Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4286\/12337\/00567964.pdf?arnumber=567964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T11:09:39Z","timestamp":1497524979000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/567964\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icvd.1997.567964","relation":{},"subject":[]}}