{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T13:25:34Z","timestamp":1754486734711},"reference-count":12,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.1992.276269","type":"proceedings-article","created":{"date-parts":[[2003,1,2]],"date-time":"2003-01-02T09:33:59Z","timestamp":1041500039000},"page":"279-284","source":"Crossref","is-referenced-by-count":19,"title":["Synthesis of timed asynchronous circuits"],"prefix":"10.1109","author":[{"given":"C.","family":"Myers","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.H.-Y.","family":"Meng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Synthesis and Optimization of Interface Transducer Logic","author":"borriello","year":"1987","journal-title":"Proc IEEE 1987 ICCAD Dig Papers"},{"journal-title":"Performance analysis and optimization of asynchronous circuits","year":"1991","author":"burns","key":"ref3"},{"journal-title":"UT Year of Programming Institute on Formal Developments of Programs and Proofs","year":"1989","author":"martin","key":"ref10"},{"journal-title":"An Asynchronous Memory Management Unit","year":"0","author":"myers","key":"ref6"},{"journal-title":"Private Communications","year":"1991","author":"borkovi?","key":"ref11"},{"journal-title":"Synthesis of verifiably hazard-free asynchronous control circuits","year":"1990","author":"lavagno","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112316"},{"journal-title":"UT Year of Programming Institute on Concurrent Programming","year":"1990","author":"martin","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276208"},{"journal-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1992.205943"}],"event":{"name":"1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors","location":"Cambridge, MA, USA"},"container-title":["Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx2\/442\/6840\/00276269.pdf?arnumber=276269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T01:49:51Z","timestamp":1489024191000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/276269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iccd.1992.276269","relation":{},"subject":[]}}