{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T14:10:16Z","timestamp":1785247816635,"version":"3.55.0"},"publisher-location":"Cham","reference-count":48,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032006264","type":"print"},{"value":"9783032006271","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-032-00627-1_8","type":"book-chapter","created":{"date-parts":[[2025,8,9]],"date-time":"2025-08-09T04:22:06Z","timestamp":1754713326000},"page":"149-170","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["CHERI UNCHAINED: Generic Instruction and\u00a0Register Control for\u00a0CHERI Capabilities"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-0140-6802","authenticated-orcid":false,"given":"Moritz","family":"Waser","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4046-8727","authenticated-orcid":false,"given":"Lukas","family":"Lamster","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5913-6452","authenticated-orcid":false,"given":"David","family":"Schrammel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2713-192X","authenticated-orcid":false,"given":"Martin","family":"Unterguggenberger","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9650-8041","authenticated-orcid":false,"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2025,8,10]]},"reference":[{"key":"8_CR1","unstructured":"CHERI-QEMU (2024). https:\/\/github.com\/CTSRD-CHERI\/qemu. Accessed 05 Feb 2024"},{"key":"8_CR2","unstructured":"CheriBSD (2024). https:\/\/www.cheribsd.org\/. Accessed 10 July 2024"},{"key":"8_CR3","unstructured":"The CHERI LLVM Compiler Infrastructure (2024). https:\/\/github.com\/CTSRD-CHERI\/llvm-project. Accessed 06 Feb 2024"},{"key":"8_CR4","unstructured":"Almatary, et\u00a0al.: CompartOS: CHERI Compartmentalization for Embedded Systems. CoRR (2022)"},{"key":"8_CR5","unstructured":"Bittau, et\u00a0al.: Wedge: splitting applications into reduced-privilege compartments. In: NSDI (2008)"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Bucek, et\u00a0al.: SPEC CPU2017: next-generation compute benchmark. In: ICPE (2018)","DOI":"10.1145\/3185768.3185771"},{"key":"8_CR7","unstructured":"Bulck, et\u00a0al.: Breaking virtual memory protection and the SGX ecosystem with foreshadow. IEEE Micro (2019)"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Carter, et\u00a0al.: Hardware support for fast capability-based addressing. In: ASPLOS (1994)","DOI":"10.1145\/195473.195579"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Chen, et\u00a0al.: SgxPectre: stealing intel secrets from SGX enclaves via speculative execution. IEEE Secur. Priv. (2020)","DOI":"10.1109\/MSEC.2019.2963021"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Dautenhahn, et\u00a0al.: Nested kernel: an operating system architecture for intra-kernel privilege separation. In: ASPLOS (2015)","DOI":"10.1145\/2694344.2694386"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Dennis, J.B., Horn, E.: Programming semantics for multiprogrammed computations. Commun. ACM (1966)","DOI":"10.1145\/365230.365252"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Fabry, R.S.: Capability-based addressing. Commun. ACM (1974)","DOI":"10.1145\/361011.361070"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Fan, et\u00a0al.: ISA-grid: architecture of fine-grained privilege control for instructions and registers. In: ISCA (2023)","DOI":"10.1145\/3579371.3589050"},{"key":"8_CR14","unstructured":"Filardo, et\u00a0al.: Cornucopia: temporal safety for CHERI heaps. In: S &P (2020)"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Filardo, et\u00a0al.: Cornucopia reloaded: load barriers for CHERI heap temporal safety. In: ASPLOS (2024)","DOI":"10.1145\/3620665.3640416"},{"key":"8_CR16","unstructured":"Hua, et\u00a0al.: vTZ: virtualizing ARM TrustZone. In: USENIX Security (2017)"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Joannou, et\u00a0al.: Efficient tagged memory. In: ICCD (2017)","DOI":"10.1109\/ICCD.2017.112"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Kim, et\u00a0al.: Flipping bits in memory without accessing them: an experimental study of DRAM disturbance errors. In: ISCA (2014)","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Klein, et\u00a0al.: seL4: formal verification of an OS kernel. In: SOSP (2009)","DOI":"10.1145\/1629575.1629596"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Koning, et\u00a0al.: No need to hide: protecting safe regions on commodity hardware. In: EUROSYS (2017)","DOI":"10.1145\/3064176.3064217"},{"key":"8_CR21","unstructured":"Limited, A.: Arm Architecture Reference Manual Supplement - Morello for A-Profile Architecture (2022)"},{"key":"8_CR22","unstructured":"Litton, et\u00a0al.: Light-weight contexts: an OS abstraction for safety and performance. In: OSDI (2016)"},{"key":"8_CR23","unstructured":"Capability Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture (Version 9). Technical report (2023)"},{"key":"8_CR24","unstructured":"MSRC Security Research: Security Analysis of CHERI ISA (2020). https:\/\/github.com\/microsoft\/MSRC-Security-Research\/blob\/master\/papers\/2020\/Security%20analysis%20of%20CHERI%20ISA.pdf"},{"key":"8_CR25","doi-asserted-by":"crossref","unstructured":"Murdock, et\u00a0al.: Plundervolt: software-based fault injection attacks against intel SGX. In: S &P (2020)","DOI":"10.1109\/SP40000.2020.00057"},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Narayan, et\u00a0al.: Going beyond the limits of SFI: flexible and secure hardware-assisted in-process isolation with HFI. In: ASPLOS (2023)","DOI":"10.1145\/3582016.3582023"},{"key":"8_CR27","unstructured":"Narayanan, et\u00a0al.: LXDs: towards isolation of kernel subsystems. In: USENIX ATC (2019)"},{"key":"8_CR28","doi-asserted-by":"crossref","unstructured":"Ning, Z., Zhang, F.: Understanding the security of ARM debugging features. In: S &P (2019)","DOI":"10.1109\/SP.2019.00061"},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"Osvik, et\u00a0al.: Cache attacks and countermeasures: the case of AES. In: CT-RSA (2006)","DOI":"10.1007\/11605805_1"},{"key":"8_CR30","doi-asserted-by":"crossref","unstructured":"Saar, et\u00a0al.: CHERIoT: complete memory safety for embedded devices. In: Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture (2023)","DOI":"10.1145\/3613424.3614266"},{"key":"8_CR31","doi-asserted-by":"crossref","unstructured":"Saltzer, J.H., Schroeder, M.D.: The protection of information in computer systems. Proc. IEEE (1975)","DOI":"10.1109\/PROC.1975.9939"},{"key":"8_CR32","unstructured":"Schrammel, et\u00a0al.: Donky: domain keys - efficient in-process isolation for RISC-V and x86. In: USENIX Security (2020)"},{"key":"8_CR33","unstructured":"Schrammel, et\u00a0al.: Jenny: securing syscalls for PKU-based memory isolation systems. In: USENIX Security (2022)"},{"key":"8_CR34","unstructured":"Sehr, et\u00a0al.: Adapting software fault isolation to contemporary CPU architectures. In: USENIX Security (2010)"},{"key":"8_CR35","unstructured":"Strydonck, et\u00a0al.: CHERI-TrEE: flexible enclaves on capability machines. In: EURO S &P (2023)"},{"key":"8_CR36","doi-asserted-by":"crossref","unstructured":"Szekeres, et\u00a0al.: SoK: eternal war in memory. In: S &P (2013)","DOI":"10.1109\/SP.2013.13"},{"key":"8_CR37","unstructured":"Vahldiek-Oberwagner, et\u00a0al.: ERIM: secure, efficient in-process isolation with protection keys (MPK). In: USENIX Security (2019)"},{"key":"8_CR38","doi-asserted-by":"crossref","unstructured":"Vilanova, et\u00a0al.: CODOMs: protecting software with code-centric memory domains. In: ISCA (2014)","DOI":"10.1109\/ISCA.2014.6853202"},{"key":"8_CR39","unstructured":"Wang, et\u00a0al.: Between mutual trust and mutual distrust: practical fine-grained privilege separation in multithreaded applications. In: USENIX ATC (2015)"},{"key":"8_CR40","doi-asserted-by":"crossref","unstructured":"Watson, et\u00a0al.: CHERI: a hybrid capability-system architecture for scalable software compartmentalization. In: S &P (2015)","DOI":"10.1109\/SP.2015.9"},{"key":"8_CR41","doi-asserted-by":"crossref","unstructured":"Witchel, et\u00a0al.: Mondrix: memory isolation for linux using mondriaan memory protection. In: SOSP (2005)","DOI":"10.1145\/1095810.1095814"},{"key":"8_CR42","doi-asserted-by":"crossref","unstructured":"Woodruff, et\u00a0al.: CHERI concentrate: practical compressed capabilities. IEEE Trans. Comput. (2019)","DOI":"10.1109\/TC.2019.2914037"},{"key":"8_CR43","doi-asserted-by":"crossref","unstructured":"Xia, et\u00a0al.: CHERIvoke: characterising pointer revocation using CHERI capabilities for temporal memory safety. In: MICRO (2019)","DOI":"10.1145\/3352460.3358288"},{"key":"8_CR44","doi-asserted-by":"crossref","unstructured":"Xia, et\u00a0al.: Colony: a privileged trusted execution environment with extensibility. IEEE Trans. Comput. (2022)","DOI":"10.1109\/TC.2021.3055293"},{"key":"8_CR45","doi-asserted-by":"crossref","unstructured":"Xu, et\u00a0al.: Controlled-channel attacks: deterministic side channels for untrusted operating systems. In: S &P (2015)","DOI":"10.1109\/SP.2015.45"},{"key":"8_CR46","doi-asserted-by":"crossref","unstructured":"Yang, et\u00a0al.: Endoprocess: programmable and extensible subprocess isolation. In: NSPW (2023)","DOI":"10.1145\/3633500.3633507"},{"key":"8_CR47","unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security (2014)"},{"key":"8_CR48","doi-asserted-by":"crossref","unstructured":"Zonenberg, A.D., Yener, B.: Antikernel: a decentralized secure hardware-software operating system architecture. In: CHES (2016)","DOI":"10.1007\/978-3-662-53140-2_12"}],"container-title":["Lecture Notes in Computer Science","Availability, Reliability and Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-00627-1_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T13:43:01Z","timestamp":1785246181000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-00627-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783032006264","9783032006271"],"references-count":48,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-00627-1_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"10 August 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARES","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Availability, Reliability and Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Ghent","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Belgium","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 August 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"14 August 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ares-12025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2025.ares-conference.eu","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}